mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-16 23:18:51 +09:00
165 lines
3.9 KiB
C
165 lines
3.9 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Michael Schwingen, michael@schwingen.org
|
|
*
|
|
* (C) Copyright 2006
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
*
|
|
* (C) Copyright 2002
|
|
* Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
|
|
*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <malloc.h>
|
|
#include <asm/arch/ixp425.h>
|
|
#include <asm/io.h>
|
|
|
|
#include <miiphy.h>
|
|
|
|
#include "actux3_hw.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int board_init (void)
|
|
{
|
|
gd->bd->bi_arch_number = MACH_TYPE_ACTUX3;
|
|
|
|
/* adress of boot parameters */
|
|
gd->bd->bi_boot_params = 0x00000100;
|
|
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_IORST);
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_ETHRST);
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_DSR);
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_DCD);
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_LED5_GN);
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_LED6_RT);
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_LED6_GN);
|
|
|
|
GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_IORST);
|
|
GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_ETHRST);
|
|
|
|
GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_DSR);
|
|
GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_DCD);
|
|
|
|
GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_LED5_GN);
|
|
GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_LED6_RT);
|
|
GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_LED6_GN);
|
|
|
|
/*
|
|
* Setup GPIO's for Interrupt inputs
|
|
*/
|
|
GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_DBGINT);
|
|
GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_ETHINT);
|
|
|
|
/*
|
|
* Setup GPIO's for 33MHz clock output
|
|
*/
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_PCI_CLK);
|
|
GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_EXTBUS_CLK);
|
|
*IXP425_GPIO_GPCLKR = 0x011001FF;
|
|
|
|
/* CS1: IPAC-X */
|
|
*IXP425_EXP_CS1 = 0x94d10013;
|
|
/* CS5: Debug port */
|
|
*IXP425_EXP_CS5 = 0x9d520003;
|
|
/* CS6: Release/Option register */
|
|
*IXP425_EXP_CS6 = 0x81860001;
|
|
/* CS7: LEDs */
|
|
*IXP425_EXP_CS7 = 0x80900003;
|
|
|
|
udelay (533);
|
|
GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_IORST);
|
|
GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_ETHRST);
|
|
|
|
ACTUX3_LED1_RT (1);
|
|
ACTUX3_LED1_GN (0);
|
|
ACTUX3_LED2_RT (0);
|
|
ACTUX3_LED2_GN (0);
|
|
ACTUX3_LED3_RT (0);
|
|
ACTUX3_LED3_GN (0);
|
|
ACTUX3_LED4_GN (0);
|
|
ACTUX3_LED5_RT (0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Check Board Identity
|
|
*/
|
|
int checkboard (void)
|
|
{
|
|
char *s = getenv ("serial#");
|
|
|
|
puts ("Board: AcTux-3 rev.");
|
|
putc (ACTUX3_BOARDREL + 'A' - 1);
|
|
|
|
if (s != NULL) {
|
|
puts (", serial# ");
|
|
puts (s);
|
|
}
|
|
putc ('\n');
|
|
|
|
return (0);
|
|
}
|
|
|
|
/*************************************************************************
|
|
* get_board_rev() - setup to pass kernel board revision information
|
|
* 0 = reserved
|
|
* 1 = Rev. A
|
|
* 2 = Rev. B
|
|
*************************************************************************/
|
|
u32 get_board_rev (void)
|
|
{
|
|
return ACTUX3_BOARDREL;
|
|
}
|
|
|
|
int dram_init (void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
|
|
return (0);
|
|
}
|
|
|
|
void reset_phy (void)
|
|
{
|
|
int i;
|
|
|
|
/* initialize the PHY */
|
|
miiphy_reset ("NPE0", CONFIG_PHY_ADDR);
|
|
|
|
/* all LED outputs = Link/Act */
|
|
miiphy_write ("NPE0", CONFIG_PHY_ADDR, 0x16, 0x0AAA);
|
|
|
|
/*
|
|
* The Marvell 88E6060 switch comes up with all ports disabled.
|
|
* set all ethernet switch ports to forwarding state
|
|
*/
|
|
for (i = 1; i <= 5; i++)
|
|
miiphy_write ("NPE0", CONFIG_PHY_ADDR + 8 + i, 0x04, 0x03);
|
|
|
|
}
|