mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-19 08:28:51 +09:00
![Marek Vasut](/assets/img/avatar_default.png)
The USB port 0 can now be used alongside the USB port 1, thus enable power to it. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Fabio Estevam <fabio.estevam@freescale.com> Cc: Otavio Salvador <otavio@ossystems.com.br> Cc: Stefano Babic <sbabic@denx.de>
188 lines
4.5 KiB
C
188 lines
4.5 KiB
C
/*
|
|
* DENX M28 module
|
|
*
|
|
* Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
|
|
* on behalf of DENX Software Engineering GmbH
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/arch/iomux-mx28.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <linux/mii.h>
|
|
#include <miiphy.h>
|
|
#include <netdev.h>
|
|
#include <errno.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
/*
|
|
* Functions
|
|
*/
|
|
int board_early_init_f(void)
|
|
{
|
|
/* IO0 clock at 480MHz */
|
|
mxs_set_ioclk(MXC_IOCLK0, 480000);
|
|
/* IO1 clock at 480MHz */
|
|
mxs_set_ioclk(MXC_IOCLK1, 480000);
|
|
|
|
/* SSP0 clock at 96MHz */
|
|
mxs_set_sspclk(MXC_SSPCLK0, 96000, 0);
|
|
/* SSP2 clock at 160MHz */
|
|
mxs_set_sspclk(MXC_SSPCLK2, 160000, 0);
|
|
|
|
#ifdef CONFIG_CMD_USB
|
|
mxs_iomux_setup_pad(MX28_PAD_SSP2_SS1__USB1_OVERCURRENT);
|
|
mxs_iomux_setup_pad(MX28_PAD_AUART3_TX__GPIO_3_13 |
|
|
MXS_PAD_12MA | MXS_PAD_3V3 | MXS_PAD_PULLUP);
|
|
gpio_direction_output(MX28_PAD_AUART3_TX__GPIO_3_13, 0);
|
|
|
|
mxs_iomux_setup_pad(MX28_PAD_AUART3_RX__GPIO_3_12 |
|
|
MXS_PAD_12MA | MXS_PAD_3V3 | MXS_PAD_PULLUP);
|
|
gpio_direction_output(MX28_PAD_AUART3_RX__GPIO_3_12, 0);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
/* Adress of boot parameters */
|
|
gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
return mxs_dram_init();
|
|
}
|
|
|
|
#ifdef CONFIG_CMD_MMC
|
|
static int m28_mmc_wp(int id)
|
|
{
|
|
if (id != 0) {
|
|
printf("MXS MMC: Invalid card selected (card id = %d)\n", id);
|
|
return 1;
|
|
}
|
|
|
|
return gpio_get_value(MX28_PAD_AUART2_CTS__GPIO_3_10);
|
|
}
|
|
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
/* Configure WP as input. */
|
|
gpio_direction_input(MX28_PAD_AUART2_CTS__GPIO_3_10);
|
|
/* Turn on the power to the card. */
|
|
gpio_direction_output(MX28_PAD_PWM3__GPIO_3_28, 0);
|
|
|
|
return mxsmmc_initialize(bis, 0, m28_mmc_wp, NULL);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_CMD_NET
|
|
|
|
#define MII_OPMODE_STRAP_OVERRIDE 0x16
|
|
#define MII_PHY_CTRL1 0x1e
|
|
#define MII_PHY_CTRL2 0x1f
|
|
|
|
int fecmxc_mii_postcall(int phy)
|
|
{
|
|
#if defined(CONFIG_DENX_M28_V11) || defined(CONFIG_DENX_M28_V10)
|
|
/* KZ8031 PHY on old boards. */
|
|
const uint32_t freq = 0x0080;
|
|
#else
|
|
/* KZ8021 PHY on new boards. */
|
|
const uint32_t freq = 0x0000;
|
|
#endif
|
|
|
|
miiphy_write("FEC1", phy, MII_BMCR, 0x9000);
|
|
miiphy_write("FEC1", phy, MII_OPMODE_STRAP_OVERRIDE, 0x0202);
|
|
if (phy == 3)
|
|
miiphy_write("FEC1", 3, MII_PHY_CTRL2, 0x8100 | freq);
|
|
return 0;
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
struct mxs_clkctrl_regs *clkctrl_regs =
|
|
(struct mxs_clkctrl_regs *)MXS_CLKCTRL_BASE;
|
|
struct eth_device *dev;
|
|
int ret;
|
|
|
|
ret = cpu_eth_init(bis);
|
|
|
|
clrsetbits_le32(&clkctrl_regs->hw_clkctrl_enet,
|
|
CLKCTRL_ENET_TIME_SEL_MASK | CLKCTRL_ENET_CLK_OUT_EN,
|
|
CLKCTRL_ENET_TIME_SEL_RMII_CLK);
|
|
|
|
#if !defined(CONFIG_DENX_M28_V11) && !defined(CONFIG_DENX_M28_V10)
|
|
/* Reset the new PHY */
|
|
gpio_direction_output(MX28_PAD_AUART2_RTS__GPIO_3_11, 0);
|
|
udelay(10000);
|
|
gpio_set_value(MX28_PAD_AUART2_RTS__GPIO_3_11, 1);
|
|
udelay(10000);
|
|
#endif
|
|
|
|
ret = fecmxc_initialize_multi(bis, 0, 0, MXS_ENET0_BASE);
|
|
if (ret) {
|
|
printf("FEC MXS: Unable to init FEC0\n");
|
|
return ret;
|
|
}
|
|
|
|
ret = fecmxc_initialize_multi(bis, 1, 3, MXS_ENET1_BASE);
|
|
if (ret) {
|
|
printf("FEC MXS: Unable to init FEC1\n");
|
|
return ret;
|
|
}
|
|
|
|
dev = eth_get_dev_by_name("FEC0");
|
|
if (!dev) {
|
|
printf("FEC MXS: Unable to get FEC0 device entry\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
ret = fecmxc_register_mii_postcall(dev, fecmxc_mii_postcall);
|
|
if (ret) {
|
|
printf("FEC MXS: Unable to register FEC0 mii postcall\n");
|
|
return ret;
|
|
}
|
|
|
|
dev = eth_get_dev_by_name("FEC1");
|
|
if (!dev) {
|
|
printf("FEC MXS: Unable to get FEC1 device entry\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
ret = fecmxc_register_mii_postcall(dev, fecmxc_mii_postcall);
|
|
if (ret) {
|
|
printf("FEC MXS: Unable to register FEC1 mii postcall\n");
|
|
return ret;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
#endif
|