mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 11:16:15 +09:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
131 lines
3.3 KiB
C
131 lines
3.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Atheros PHY drivers
|
|
*
|
|
* Copyright 2011, 2013 Freescale Semiconductor, Inc.
|
|
* author Andy Fleming
|
|
*/
|
|
#include <phy.h>
|
|
|
|
#define AR803x_PHY_DEBUG_ADDR_REG 0x1d
|
|
#define AR803x_PHY_DEBUG_DATA_REG 0x1e
|
|
|
|
#define AR803x_DEBUG_REG_5 0x5
|
|
#define AR803x_RGMII_TX_CLK_DLY 0x100
|
|
|
|
#define AR803x_DEBUG_REG_0 0x0
|
|
#define AR803x_RGMII_RX_CLK_DLY 0x8000
|
|
|
|
static int ar8021_config(struct phy_device *phydev)
|
|
{
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x00, 0x1200);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x3D47);
|
|
|
|
phydev->supported = phydev->drv->features;
|
|
return 0;
|
|
}
|
|
|
|
static int ar8031_config(struct phy_device *phydev)
|
|
{
|
|
if (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID ||
|
|
phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_ADDR_REG,
|
|
AR803x_DEBUG_REG_5);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_DATA_REG,
|
|
AR803x_RGMII_TX_CLK_DLY);
|
|
}
|
|
|
|
if (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID ||
|
|
phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_ADDR_REG,
|
|
AR803x_DEBUG_REG_0);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_DATA_REG,
|
|
AR803x_RGMII_RX_CLK_DLY);
|
|
}
|
|
|
|
phydev->supported = phydev->drv->features;
|
|
|
|
genphy_config_aneg(phydev);
|
|
genphy_restart_aneg(phydev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ar8035_config(struct phy_device *phydev)
|
|
{
|
|
int regval;
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x0007);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
|
|
regval = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xe, (regval|0x0018));
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
|
|
regval = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, (regval|0x0100));
|
|
|
|
if ((phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) ||
|
|
(phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID)) {
|
|
/* select debug reg 5 */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1D, 0x5);
|
|
/* enable tx delay */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1E, 0x0100);
|
|
}
|
|
|
|
if ((phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) ||
|
|
(phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID)) {
|
|
/* select debug reg 0 */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1D, 0x0);
|
|
/* enable rx delay */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1E, 0x8000);
|
|
}
|
|
|
|
phydev->supported = phydev->drv->features;
|
|
|
|
genphy_config_aneg(phydev);
|
|
genphy_restart_aneg(phydev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct phy_driver AR8021_driver = {
|
|
.name = "AR8021",
|
|
.uid = 0x4dd040,
|
|
.mask = 0x4ffff0,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = ar8021_config,
|
|
.startup = genphy_startup,
|
|
.shutdown = genphy_shutdown,
|
|
};
|
|
|
|
static struct phy_driver AR8031_driver = {
|
|
.name = "AR8031/AR8033",
|
|
.uid = 0x4dd074,
|
|
.mask = 0xffffffef,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = ar8031_config,
|
|
.startup = genphy_startup,
|
|
.shutdown = genphy_shutdown,
|
|
};
|
|
|
|
static struct phy_driver AR8035_driver = {
|
|
.name = "AR8035",
|
|
.uid = 0x4dd072,
|
|
.mask = 0xffffffef,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = ar8035_config,
|
|
.startup = genphy_startup,
|
|
.shutdown = genphy_shutdown,
|
|
};
|
|
|
|
int phy_atheros_init(void)
|
|
{
|
|
phy_register(&AR8021_driver);
|
|
phy_register(&AR8031_driver);
|
|
phy_register(&AR8035_driver);
|
|
|
|
return 0;
|
|
}
|