mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
0d0df46ee7
Marvell's switch chips with integrated CPUs (collectively referred to as MSYS) share common ancestry with the Armada SoCs. Some of the IP blocks (e.g. xor) are located at different addresses and DFX server exists as a separate target on the MBUS (on Armada-38x it's just part of the core complex registers). Signed-off-by: Chris Packham <judge.packham@gmail.com> Reviewed-by: Stefan Roese <sr@denx.de> Signed-off-by: Stefan Roese <sr@denx.de>
77 lines
1.9 KiB
C
77 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2011
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Written-by: Lei Wen <leiwen@marvell.com>
|
|
*/
|
|
|
|
/*
|
|
* This file should be included in board config header file.
|
|
*
|
|
* It supports common definitions for MVEBU platforms
|
|
*/
|
|
|
|
#ifndef _MVEBU_CONFIG_H
|
|
#define _MVEBU_CONFIG_H
|
|
|
|
#include <asm/arch/soc.h>
|
|
|
|
#if defined(CONFIG_ARMADA_XP) || defined(CONFIG_ARMADA_375) \
|
|
|| defined(CONFIG_ARMADA_38X) || defined(CONFIG_ARMADA_MSYS)
|
|
/*
|
|
* Set this for the common xor register definitions needed in dram.c
|
|
* for A38x as well here.
|
|
*/
|
|
#define MV88F78X60 /* for the DDR training bin_hdr code */
|
|
#endif
|
|
|
|
#define CONFIG_SYS_L2_PL310
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT /* disable board lowlevel_init */
|
|
#endif
|
|
|
|
/*
|
|
* By default the generated mvebu kwbimage.cfg is used
|
|
* If for some board, different configuration file need to be used,
|
|
* CONFIG_SYS_KWD_CONFIG should be defined in board specific header file
|
|
*/
|
|
#ifndef CONFIG_SYS_KWD_CONFIG
|
|
#define CONFIG_SYS_KWD_CONFIG arch/arm/mach-mvebu/kwbimage.cfg
|
|
#endif /* CONFIG_SYS_KWD_CONFIG */
|
|
|
|
/* end of 16M scrubbed by training in bootrom */
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x00FF0000
|
|
|
|
#define MV_UART_CONSOLE_BASE MVEBU_UART0_BASE
|
|
|
|
/* Needed for SPI NOR booting in SPL */
|
|
#define CONFIG_DM_SEQ_ALIAS 1
|
|
|
|
/*
|
|
* Ethernet Driver configuration
|
|
*/
|
|
#ifdef CONFIG_CMD_NET
|
|
#define CONFIG_ENV_OVERWRITE /* ethaddr can be reprogrammed */
|
|
#define CONFIG_ARP_TIMEOUT 200
|
|
#define CONFIG_NET_RETRY_COUNT 50
|
|
#endif /* CONFIG_CMD_NET */
|
|
|
|
/*
|
|
* I2C related stuff
|
|
*/
|
|
#ifdef CONFIG_CMD_I2C
|
|
#ifndef CONFIG_SYS_I2C_SOFT
|
|
#define CONFIG_I2C_MVTWSI
|
|
#endif
|
|
#define CONFIG_SYS_I2C_SLAVE 0x0
|
|
#define CONFIG_SYS_I2C_SPEED 100000
|
|
#endif
|
|
|
|
/* Use common timer */
|
|
#define CONFIG_SYS_TIMER_COUNTS_DOWN
|
|
#define CONFIG_SYS_TIMER_COUNTER (MVEBU_TIMER_BASE + 0x14)
|
|
#define CONFIG_SYS_TIMER_RATE 25000000
|
|
|
|
#endif /* __MVEBU_CONFIG_H */
|