mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-30 22:08:52 +09:00
![]() - Added SERDES2 PRTCLs = 0x98, 0x9E - Default Phy Addresses for Teranetics PHY on XAUI card The PHY addresses of Teranetics PHY on XAUI riser card are assigned based on the slot it is in. Switches SW4[2:4] and SW6[2:4] on AMC2PEX-2S On B4860QDS, AMC2PEX card decide the PHY addresses on slot1 and slot2 - Configure MDIO for 10Gig Mac Signed-off-by: Suresh Gupta <suresh.gupta@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com> |
||
---|---|---|
.. | ||
b4860.c | ||
dtsec.c | ||
eth.c | ||
fm.c | ||
fm.h | ||
init.c | ||
Makefile | ||
memac_phy.c | ||
memac.c | ||
p1023.c | ||
p4080.c | ||
p5020.c | ||
p5040.c | ||
t4240.c | ||
tgec_phy.c | ||
tgec.c |