mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-13 13:43:45 +09:00
16071b1ba1
The IICDVFS(I2C) set in r8a7796.h is common in rcar-gen3. This moves CONFIG_SYS_I2C_SH_BASE0 in rcar-gen3-base.h. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
37 lines
1004 B
C
37 lines
1004 B
C
/*
|
|
* arch/arm/include/asm/arch-rcar_gen3/r8a7796.h
|
|
* This file defines registers and value for r8a7796.
|
|
*
|
|
* Copyright (C) 2016 Renesas Electronics Corporation
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_R8A7796_H
|
|
#define __ASM_ARCH_R8A7796_H
|
|
|
|
#include "rcar-gen3-base.h"
|
|
|
|
/* Module stop control/status register bits */
|
|
#define MSTP0_BITS 0x00200000
|
|
#define MSTP1_BITS 0xFFFFFFFF
|
|
#define MSTP2_BITS 0x340E2FDC
|
|
#define MSTP3_BITS 0xFFFFFFDF
|
|
#define MSTP4_BITS 0x80000184
|
|
#define MSTP5_BITS 0xC3FFFFFF
|
|
#define MSTP6_BITS 0xFFFFFFFF
|
|
#define MSTP7_BITS 0xFFFFFFFF
|
|
#define MSTP8_BITS 0x01F1FFF7
|
|
#define MSTP9_BITS 0xFFFFFFFE
|
|
#define MSTP10_BITS 0xFFFEFFE0
|
|
#define MSTP11_BITS 0x000000B7
|
|
|
|
/* SDHI */
|
|
#define CONFIG_SYS_SH_SDHI0_BASE 0xEE100000
|
|
#define CONFIG_SYS_SH_SDHI1_BASE 0xEE120000
|
|
#define CONFIG_SYS_SH_SDHI2_BASE 0xEE140000 /* either MMC0 */
|
|
#define CONFIG_SYS_SH_SDHI3_BASE 0xEE160000 /* either MMC1 */
|
|
#define CONFIG_SYS_SH_SDHI_NR_CHANNEL 4
|
|
|
|
#endif /* __ASM_ARCH_R8A7796_H */
|