mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-11 23:33:26 +09:00
![Lokesh Vutla](/assets/img/avatar_default.png)
Updating the Multiplier and Dividers value for all DPLLs. Safest OPP is read from DEV ATTRIBUTE register. Accoring to the value returned the MPU DPLL is locked. At different OPPs follwoing are the MPU locked frequencies. OPP50 300MHz OPP100 600MHz OPP120 720MHz OPPTB 800MHz OPPNT 1000MHz According to the latest DM following is the OPP table dependencies: VDD_CORE VDD_MPU OPP50 OPP50 OPP50 OPP100 OPP100 OPP50 OPP100 OPP100 OPP100 OPP120 So at different OPPs of MPU it is safest to lock CORE at OPP_NOM. Following are the DPLL locking frequencies at OPP NOM: Core locks at 1000MHz Per locks at 960MHz LPDDR2 locks at 266MHz DDR3 locks at 400MHz Touching AM33xx files also to get DPLL values specific to board but no functionality difference. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
54 lines
1.2 KiB
C
54 lines
1.2 KiB
C
/*
|
|
* board.h
|
|
*
|
|
* TI AM437x boards information header
|
|
* Derived from AM335x board.
|
|
*
|
|
* Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _BOARD_H_
|
|
#define _BOARD_H_
|
|
|
|
#include <asm/arch/omap.h>
|
|
|
|
static char *const am43xx_board_name = (char *)AM4372_BOARD_NAME_START;
|
|
|
|
/*
|
|
* TI AM437x EVMs define a system EEPROM that defines certain sub-fields.
|
|
* We use these fields to in turn see what board we are on, and what
|
|
* that might require us to set or not set.
|
|
*/
|
|
#define HDR_NO_OF_MAC_ADDR 3
|
|
#define HDR_ETH_ALEN 6
|
|
#define HDR_NAME_LEN 8
|
|
|
|
#define DEV_ATTR_MAX_OFFSET 5
|
|
#define DEV_ATTR_MIN_OFFSET 0
|
|
|
|
struct am43xx_board_id {
|
|
unsigned int magic;
|
|
char name[HDR_NAME_LEN];
|
|
char version[4];
|
|
char serial[12];
|
|
char config[32];
|
|
char mac_addr[HDR_NO_OF_MAC_ADDR][HDR_ETH_ALEN];
|
|
};
|
|
|
|
static inline int board_is_eposevm(void)
|
|
{
|
|
return !strncmp(am43xx_board_name, "AM43EPOS", HDR_NAME_LEN);
|
|
}
|
|
|
|
static inline int board_is_gpevm(void)
|
|
{
|
|
return !strncmp(am43xx_board_name, "AM43__GP", HDR_NAME_LEN);
|
|
}
|
|
|
|
void enable_uart0_pin_mux(void);
|
|
void enable_board_pin_mux(void);
|
|
void enable_i2c0_pin_mux(void);
|
|
#endif
|