mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 03:06:16 +09:00
58ed7f6693
Use i2c cadence DM driver for all zynqmp targets except ZCU102 because I2C muxes and PCA953x are not supported in the tree yet. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Heiko Schocher <hs@denx.de>
30 lines
721 B
C
30 lines
721 B
C
/*
|
|
* Configuration for Xilinx ZynqMP zc1751 XM015 DC1
|
|
*
|
|
* (C) Copyright 2015 Xilinx, Inc.
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_ZYNQMP_ZC1751_XM015_DC1_H
|
|
#define __CONFIG_ZYNQMP_ZC1751_XM015_DC1_H
|
|
|
|
#define CONFIG_ZYNQ_SDHCI0
|
|
#define CONFIG_ZYNQ_SDHCI1
|
|
#define CONFIG_AHCI
|
|
#define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB0_XHCI_BASEADDR}
|
|
|
|
#define CONFIG_IDENT_STRING " Xilinx ZynqMP ZC1751 xm015 dc1"
|
|
|
|
#define CONFIG_KERNEL_FDT_OFST_SIZE \
|
|
"kernel_offset=0x400000\0" \
|
|
"fdt_offset=0x2400000\0" \
|
|
"kernel_size=0x2000000\0" \
|
|
"fdt_size=0x80000\0" \
|
|
"board=zc1751-dc1\0"
|
|
|
|
#include <configs/xilinx_zynqmp.h>
|
|
|
|
#endif /* __CONFIG_ZYNQMP_ZC1751_XM015_DC1_H */
|