mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![Madalin Bucur](/assets/img/avatar_default.png)
Introduce the QorIQ DPAA 1 Frame Manager nodes in the P5040DS device tree. The device tree fragments are copied over with little modification from the Linux kernel source code. Signed-off-by: Madalin Bucur <madalin.bucur@oss.nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
269 lines
5.4 KiB
Plaintext
269 lines
5.4 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* P5040DS Device Tree Source
|
|
*
|
|
* Copyright 2012 - 2015 Freescale Semiconductor Inc.
|
|
* Copyright 2019-2020 NXP
|
|
*/
|
|
|
|
/include/ "p5040.dtsi"
|
|
|
|
/ {
|
|
model = "fsl,P5040DS";
|
|
compatible = "fsl,P5040DS";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&mpic>;
|
|
|
|
aliases{
|
|
phy_sgmii_slot2_1c = &phy_sgmii_slot2_1c;
|
|
phy_sgmii_slot2_1d = &phy_sgmii_slot2_1d;
|
|
phy_sgmii_slot2_1e = &phy_sgmii_slot2_1e;
|
|
phy_sgmii_slot2_1f = &phy_sgmii_slot2_1f;
|
|
phy_sgmii_slot3_1c = &phy_sgmii_slot3_1c;
|
|
phy_sgmii_slot3_1d = &phy_sgmii_slot3_1d;
|
|
phy_sgmii_slot3_1e = &phy_sgmii_slot3_1e;
|
|
phy_sgmii_slot3_1f = &phy_sgmii_slot3_1f;
|
|
phy_sgmii_slot5_1c = &phy_sgmii_slot5_1c;
|
|
phy_sgmii_slot5_1d = &phy_sgmii_slot5_1d;
|
|
phy_sgmii_slot5_1e = &phy_sgmii_slot5_1e;
|
|
phy_sgmii_slot5_1f = &phy_sgmii_slot5_1f;
|
|
phy_sgmii_slot6_1c = &phy_sgmii_slot6_1c;
|
|
phy_sgmii_slot6_1d = &phy_sgmii_slot6_1d;
|
|
phy_sgmii_slot6_1e = &phy_sgmii_slot6_1e;
|
|
phy_sgmii_slot6_1f = &phy_sgmii_slot6_1f;
|
|
hydra_rg = &hydra_rg;
|
|
hydra_sg_slot2 = &hydra_sg_slot2;
|
|
hydra_sg_slot3 = &hydra_sg_slot3;
|
|
hydra_sg_slot5 = &hydra_sg_slot5;
|
|
hydra_sg_slot6 = &hydra_sg_slot6;
|
|
hydra_xg_slot1 = &hydra_xg_slot1;
|
|
hydra_xg_slot2 = &hydra_xg_slot2;
|
|
};
|
|
|
|
soc: soc@ffe000000 {
|
|
ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
|
|
reg = <0xf 0xfe000000 0 0x00001000>;
|
|
|
|
fman@400000 {
|
|
ethernet@e0000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e2000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e4000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e6000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e8000 {
|
|
phy-handle = <&phy_rgmii_0>;
|
|
phy-connection-type = "rgmii";
|
|
};
|
|
|
|
ethernet@f0000 {
|
|
phy-handle = <&phy_xgmii_slot_2>;
|
|
phy-connection-type = "xgmii";
|
|
};
|
|
};
|
|
|
|
fman@500000 {
|
|
ethernet@e0000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e2000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e4000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e6000 {
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@e8000 {
|
|
phy-handle = <&phy_rgmii_1>;
|
|
phy-connection-type = "rgmii";
|
|
};
|
|
|
|
ethernet@f0000 {
|
|
phy-handle = <&phy_xgmii_slot_1>;
|
|
phy-connection-type = "xgmii";
|
|
};
|
|
};
|
|
};
|
|
|
|
lbc: localbus@ffe124000 {
|
|
reg = <0xf 0xfe124000 0 0x1000>;
|
|
ranges = <0 0 0xf 0xe8000000 0x08000000
|
|
2 0 0xf 0xffa00000 0x00040000
|
|
3 0 0xf 0xffdf0000 0x00008000>;
|
|
|
|
board-control@3,0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "fsl,p5040ds-fpga", "fsl,fpga-ngpixis";
|
|
reg = <3 0 0x40>;
|
|
ranges = <0 3 0 0x40>;
|
|
|
|
mdio-mux-emi1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "mdio-mux-mmioreg", "mdio-mux";
|
|
mdio-parent-bus = <&mdio0>;
|
|
reg = <9 1>;
|
|
mux-mask = <0x78>;
|
|
|
|
hydra_rg:rgmii-mdio@8 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <8>;
|
|
status = "disabled";
|
|
|
|
phy_rgmii_0: ethernet-phy@0 {
|
|
reg = <0x0>;
|
|
};
|
|
|
|
phy_rgmii_1: ethernet-phy@1 {
|
|
reg = <0x1>;
|
|
};
|
|
};
|
|
|
|
hydra_sg_slot2: sgmii-mdio@28 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x28>;
|
|
status = "disabled";
|
|
|
|
phy_sgmii_slot2_1c: ethernet-phy@1c {
|
|
reg = <0x1c>;
|
|
};
|
|
|
|
phy_sgmii_slot2_1d: ethernet-phy@1d {
|
|
reg = <0x1d>;
|
|
};
|
|
|
|
phy_sgmii_slot2_1e: ethernet-phy@1e {
|
|
reg = <0x1e>;
|
|
};
|
|
|
|
phy_sgmii_slot2_1f: ethernet-phy@1f {
|
|
reg = <0x1f>;
|
|
};
|
|
};
|
|
|
|
hydra_sg_slot3: sgmii-mdio@68 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x68>;
|
|
status = "disabled";
|
|
|
|
phy_sgmii_slot3_1c: ethernet-phy@1c {
|
|
reg = <0x1c>;
|
|
};
|
|
|
|
phy_sgmii_slot3_1d: ethernet-phy@1d {
|
|
reg = <0x1d>;
|
|
};
|
|
|
|
phy_sgmii_slot3_1e: ethernet-phy@1e {
|
|
reg = <0x1e>;
|
|
};
|
|
|
|
phy_sgmii_slot3_1f: ethernet-phy@1f {
|
|
reg = <0x1f>;
|
|
};
|
|
};
|
|
|
|
hydra_sg_slot5: sgmii-mdio@38 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x38>;
|
|
status = "disabled";
|
|
|
|
phy_sgmii_slot5_1c: ethernet-phy@1c {
|
|
reg = <0x1c>;
|
|
};
|
|
|
|
phy_sgmii_slot5_1d: ethernet-phy@1d {
|
|
reg = <0x1d>;
|
|
};
|
|
|
|
phy_sgmii_slot5_1e: ethernet-phy@1e {
|
|
reg = <0x1e>;
|
|
};
|
|
|
|
phy_sgmii_slot5_1f: ethernet-phy@1f {
|
|
reg = <0x1f>;
|
|
};
|
|
};
|
|
hydra_sg_slot6: sgmii-mdio@48 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x48>;
|
|
status = "disabled";
|
|
|
|
phy_sgmii_slot6_1c: ethernet-phy@1c {
|
|
reg = <0x1c>;
|
|
};
|
|
|
|
phy_sgmii_slot6_1d: ethernet-phy@1d {
|
|
reg = <0x1d>;
|
|
};
|
|
|
|
phy_sgmii_slot6_1e: ethernet-phy@1e {
|
|
reg = <0x1e>;
|
|
};
|
|
|
|
phy_sgmii_slot6_1f: ethernet-phy@1f {
|
|
reg = <0x1f>;
|
|
};
|
|
};
|
|
};
|
|
|
|
mdio-mux-emi2 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "mdio-mux-mmioreg", "mdio-mux";
|
|
mdio-parent-bus = <&xmdio0>;
|
|
reg = <9 1>;
|
|
mux-mask = <0x06>;
|
|
|
|
hydra_xg_slot1: hydra-xg-slot1@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
status = "disabled";
|
|
|
|
phy_xgmii_slot_1: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
reg = <4>;
|
|
};
|
|
};
|
|
|
|
hydra_xg_slot2: hydra-xg-slot2@2 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <2>;
|
|
|
|
phy_xgmii_slot_2: ethernet-phy@4 {
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
/include/ "p5040si-post.dtsi"
|