mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-25 20:39:43 +09:00
![Tom Warren](/assets/img/avatar_default.png)
Note that T30 does not have a separate/different DVC (power I2C) controller like T20 - all 5 I2C controllers are identical, but DVC_I2C is still used to designate the controller intended for power control (PWR_I2C in the schematics). On Cardhu, it's used to access the PMU and EEPROM, as well as the audio codec, temp sensor, and fuel gauge devices from the OS. Signed-off-by: Tom Warren <twarren@nvidia.com>
67 lines
1.4 KiB
Plaintext
67 lines
1.4 KiB
Plaintext
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
compatible = "nvidia,tegra30";
|
|
|
|
tegra_car: clock@60006000 {
|
|
compatible = "nvidia,tegra30-car", "nvidia,tegra20-car";
|
|
reg = <0x60006000 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
clocks {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
osc: clock {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
};
|
|
};
|
|
|
|
i2c@7000c000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
reg = <0x7000C000 0x100>;
|
|
/* PERIPH_ID_I2C1, CLK_M */
|
|
clocks = <&tegra_car 12>;
|
|
};
|
|
|
|
i2c@7000c400 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
reg = <0x7000C400 0x100>;
|
|
/* PERIPH_ID_I2C2, CLK_M */
|
|
clocks = <&tegra_car 54>;
|
|
};
|
|
|
|
i2c@7000c500 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
reg = <0x7000C500 0x100>;
|
|
/* PERIPH_ID_I2C3, CLK_M */
|
|
clocks = <&tegra_car 67>;
|
|
};
|
|
|
|
i2c@7000c700 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
reg = <0x7000C700 0x100>;
|
|
/* PERIPH_ID_I2C4, CLK_M */
|
|
clocks = <&tegra_car 103>;
|
|
};
|
|
|
|
i2c@7000d000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
|
|
reg = <0x7000D000 0x100>;
|
|
/* PERIPH_ID_I2C_DVC, CLK_M */
|
|
clocks = <&tegra_car 47>;
|
|
};
|
|
};
|