mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-20 03:33:20 +09:00
014a953c4a
In order to factorize code between STM32F4 and STM32F7 migrate all structs related to RCC clocks in include/stm32_rcc.h Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Reviewed-by: Vikas Manocha <vikas.manocha@st.com>
90 lines
2.3 KiB
C
90 lines
2.3 KiB
C
/*
|
|
* (C) Copyright 2011
|
|
* Yuri Tikhonov, Emcraft Systems, yur@emcraft.com
|
|
*
|
|
* (C) Copyright 2015
|
|
* Kamil Lulko, <kamil.lulko@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _MACH_STM32_H_
|
|
#define _MACH_STM32_H_
|
|
|
|
/*
|
|
* Peripheral memory map
|
|
*/
|
|
#define STM32_SYSMEM_BASE 0x1FFF0000
|
|
#define STM32_PERIPH_BASE 0x40000000
|
|
#define STM32_APB1PERIPH_BASE (STM32_PERIPH_BASE + 0x00000000)
|
|
#define STM32_APB2PERIPH_BASE (STM32_PERIPH_BASE + 0x00010000)
|
|
#define STM32_AHB1PERIPH_BASE (STM32_PERIPH_BASE + 0x00020000)
|
|
#define STM32_AHB2PERIPH_BASE (STM32_PERIPH_BASE + 0x10000000)
|
|
|
|
#define STM32_BUS_MASK 0xFFFF0000
|
|
|
|
#define STM32_GPIOA_BASE (STM32_AHB1PERIPH_BASE + 0x0000)
|
|
#define STM32_GPIOB_BASE (STM32_AHB1PERIPH_BASE + 0x0400)
|
|
#define STM32_GPIOC_BASE (STM32_AHB1PERIPH_BASE + 0x0800)
|
|
#define STM32_GPIOD_BASE (STM32_AHB1PERIPH_BASE + 0x0C00)
|
|
#define STM32_GPIOE_BASE (STM32_AHB1PERIPH_BASE + 0x1000)
|
|
#define STM32_GPIOF_BASE (STM32_AHB1PERIPH_BASE + 0x1400)
|
|
#define STM32_GPIOG_BASE (STM32_AHB1PERIPH_BASE + 0x1800)
|
|
#define STM32_GPIOH_BASE (STM32_AHB1PERIPH_BASE + 0x1C00)
|
|
#define STM32_GPIOI_BASE (STM32_AHB1PERIPH_BASE + 0x2000)
|
|
|
|
/*
|
|
* Register maps
|
|
*/
|
|
struct stm32_u_id_regs {
|
|
u32 u_id_low;
|
|
u32 u_id_mid;
|
|
u32 u_id_high;
|
|
};
|
|
|
|
struct stm32_pwr_regs {
|
|
u32 cr;
|
|
u32 csr;
|
|
};
|
|
|
|
/*
|
|
* Registers access macros
|
|
*/
|
|
#define STM32_U_ID_BASE (STM32_SYSMEM_BASE + 0x7A10)
|
|
#define STM32_U_ID ((struct stm32_u_id_regs *)STM32_U_ID_BASE)
|
|
|
|
#define STM32_RCC_BASE (STM32_AHB1PERIPH_BASE + 0x3800)
|
|
#define STM32_RCC ((struct stm32_rcc_regs *)STM32_RCC_BASE)
|
|
|
|
#define STM32_PWR_BASE (STM32_APB1PERIPH_BASE + 0x7000)
|
|
#define STM32_PWR ((struct stm32_pwr_regs *)STM32_PWR_BASE)
|
|
|
|
/*
|
|
* Peripheral base addresses
|
|
*/
|
|
#define STM32_USART1_BASE (STM32_APB2PERIPH_BASE + 0x1000)
|
|
#define STM32_USART2_BASE (STM32_APB1PERIPH_BASE + 0x4400)
|
|
#define STM32_USART3_BASE (STM32_APB1PERIPH_BASE + 0x4800)
|
|
#define STM32_USART6_BASE (STM32_APB2PERIPH_BASE + 0x1400)
|
|
|
|
#define FLASH_CNTL_BASE (STM32_AHB1PERIPH_BASE + 0x3C00)
|
|
|
|
static const u32 sect_sz_kb[CONFIG_SYS_MAX_FLASH_SECT] = {
|
|
[0 ... 3] = 16 * 1024,
|
|
[4] = 64 * 1024,
|
|
[5 ... 11] = 128 * 1024
|
|
};
|
|
|
|
enum clock {
|
|
CLOCK_CORE,
|
|
CLOCK_AHB,
|
|
CLOCK_APB1,
|
|
CLOCK_APB2
|
|
};
|
|
|
|
int configure_clocks(void);
|
|
unsigned long clock_get(enum clock clck);
|
|
void stm32_flash_latency_cfg(int latency);
|
|
|
|
#endif /* _MACH_STM32_H_ */
|