mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-03 00:33:45 +09:00
d60a2099a2
The QorIQ LS1 family is built on Layerscape architecture, the industry's first software-aware, core-agnostic networking architecture to offer unprecedented efficiency and scale. Freescale LS102xA is a set of SoCs combines two ARM Cortex-A7 cores that have been optimized for high reliability and pack the highest level of integration available for sub-3 W embedded communications processors with Layerscape architecture and with a comprehensive enablement model focused on ease of programmability. Signed-off-by: Alison Wang <alison.wang@freescale.com> Signed-off-by: Jason Jin <jason.jin@freescale.com> Signed-off-by: Jingchang Lu <jingchang.lu@freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
31 lines
484 B
C
31 lines
484 B
C
/*
|
|
* Copyright 2009 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _ASM_CONFIG_H_
|
|
#define _ASM_CONFIG_H_
|
|
|
|
#ifdef __aarch64__
|
|
#define CONFIG_SYS_GENERIC_GLOBAL_DATA
|
|
#endif
|
|
|
|
#define CONFIG_LMB
|
|
#define CONFIG_SYS_BOOT_RAMDISK_HIGH
|
|
|
|
#ifdef CONFIG_ARM64
|
|
#define CONFIG_PHYS_64BIT
|
|
#define CONFIG_STATIC_RELA
|
|
#endif
|
|
|
|
#ifdef CONFIG_FSL_LSCH3
|
|
#include <asm/arch-fsl-lsch3/config.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_LS102XA
|
|
#include <asm/arch/config.h>
|
|
#endif
|
|
|
|
#endif
|