mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 22:26:16 +09:00
45af3f74bc
Add a new voltage rail added in various -C revision PCB's. Additionally make VDD_CORE, VDD_SOC, and VDD_IO2 common as all Ventana boards have those. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
124 lines
2.9 KiB
C
124 lines
2.9 KiB
C
/*
|
|
* Copyright (C) 2013 Gateworks Corporation
|
|
*
|
|
* Author: Tim Harvey <tharvey@gateworks.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <asm/errno.h>
|
|
#include <common.h>
|
|
#include <i2c.h>
|
|
#include <linux/ctype.h>
|
|
|
|
#include "gsc.h"
|
|
|
|
/*
|
|
* The Gateworks System Controller will fail to ACK a master transaction if
|
|
* it is busy, which can occur during its 1HZ timer tick while reading ADC's.
|
|
* When this does occur, it will never be busy long enough to fail more than
|
|
* 2 back-to-back transfers. Thus we wrap i2c_read and i2c_write with
|
|
* 3 retries.
|
|
*/
|
|
int gsc_i2c_read(uchar chip, uint addr, int alen, uchar *buf, int len)
|
|
{
|
|
int retry = 3;
|
|
int n = 0;
|
|
int ret;
|
|
|
|
while (n++ < retry) {
|
|
ret = i2c_read(chip, addr, alen, buf, len);
|
|
if (!ret)
|
|
break;
|
|
debug("%s: 0x%02x 0x%02x retry%d: %d\n", __func__, chip, addr,
|
|
n, ret);
|
|
if (ret != -ENODEV)
|
|
break;
|
|
mdelay(10);
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
int gsc_i2c_write(uchar chip, uint addr, int alen, uchar *buf, int len)
|
|
{
|
|
int retry = 3;
|
|
int n = 0;
|
|
int ret;
|
|
|
|
while (n++ < retry) {
|
|
ret = i2c_write(chip, addr, alen, buf, len);
|
|
if (!ret)
|
|
break;
|
|
debug("%s: 0x%02x 0x%02x retry%d: %d\n", __func__, chip, addr,
|
|
n, ret);
|
|
if (ret != -ENODEV)
|
|
break;
|
|
mdelay(10);
|
|
}
|
|
mdelay(100);
|
|
return ret;
|
|
}
|
|
|
|
#ifdef CONFIG_CMD_GSC
|
|
static void read_hwmon(const char *name, uint reg, uint size)
|
|
{
|
|
unsigned char buf[3];
|
|
uint ui;
|
|
|
|
printf("%-8s:", name);
|
|
memset(buf, 0, sizeof(buf));
|
|
if (gsc_i2c_read(GSC_HWMON_ADDR, reg, 1, buf, size)) {
|
|
puts("fRD\n");
|
|
} else {
|
|
ui = buf[0] | (buf[1]<<8) | (buf[2]<<16);
|
|
if (ui == 0xffffff)
|
|
puts("invalid\n");
|
|
else
|
|
printf("%d\n", ui);
|
|
}
|
|
}
|
|
|
|
int do_gsc(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
const char *model = getenv("model");
|
|
|
|
i2c_set_bus_num(0);
|
|
read_hwmon("Temp", GSC_HWMON_TEMP, 2);
|
|
read_hwmon("VIN", GSC_HWMON_VIN, 3);
|
|
read_hwmon("VBATT", GSC_HWMON_VBATT, 3);
|
|
read_hwmon("VDD_3P3", GSC_HWMON_VDD_3P3, 3);
|
|
read_hwmon("VDD_ARM", GSC_HWMON_VDD_CORE, 3);
|
|
read_hwmon("VDD_SOC", GSC_HWMON_VDD_SOC, 3);
|
|
read_hwmon("VDD_HIGH", GSC_HWMON_VDD_HIGH, 3);
|
|
read_hwmon("VDD_DDR", GSC_HWMON_VDD_DDR, 3);
|
|
read_hwmon("VDD_5P0", GSC_HWMON_VDD_5P0, 3);
|
|
read_hwmon("VDD_2P5", GSC_HWMON_VDD_2P5, 3);
|
|
read_hwmon("VDD_1P8", GSC_HWMON_VDD_1P8, 3);
|
|
read_hwmon("VDD_IO2", GSC_HWMON_VDD_IO2, 3);
|
|
switch (model[3]) {
|
|
case '1': /* GW51xx */
|
|
read_hwmon("VDD_IO3", GSC_HWMON_VDD_IO4, 3); /* -C rev */
|
|
break;
|
|
case '2': /* GW52xx */
|
|
break;
|
|
case '3': /* GW53xx */
|
|
read_hwmon("VDD_IO4", GSC_HWMON_VDD_IO4, 3); /* -C rev */
|
|
read_hwmon("VDD_GPS", GSC_HWMON_VDD_IO3, 3);
|
|
break;
|
|
case '4': /* GW54xx */
|
|
read_hwmon("VDD_IO3", GSC_HWMON_VDD_IO4, 3); /* -C rev */
|
|
read_hwmon("VDD_GPS", GSC_HWMON_VDD_IO3, 3);
|
|
break;
|
|
case '5': /* GW55xx */
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
U_BOOT_CMD(gsc, 1, 1, do_gsc,
|
|
"GSC test",
|
|
""
|
|
);
|
|
|
|
#endif /* CONFIG_CMD_GSC */
|