mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-01 06:48:52 +09:00
![Magnus Lilja](/assets/img/avatar_default.png)
The i.MX31 has three SPI buses and each bus has several chip selects and the MC13783 chip can be connected to any of these. The current RTC driver for MC13783 is hardcoded for CSPI2/SS2. This patch makes make MC13783 SPI bus and chip select configurable via CONFIG_MC13783_SPI_BUS and CONFIG_MC13783_SPI_CS. Signed-off-by: Magnus Lilja <lilja.magnus@gmail.com>
20 lines
654 B
Plaintext
20 lines
654 B
Plaintext
|
|
U-Boot for Freescale i.MX31
|
|
|
|
This file contains information for the port of U-Boot to the Freescale
|
|
i.MX31 SoC.
|
|
|
|
1. CONFIGURATION OPTIONS/SETTINGS
|
|
---------------------------------
|
|
|
|
1.1 Configuration of MC13783 SPI bus
|
|
------------------------------------
|
|
The power management companion chip MC13783 is connected to the
|
|
i.MX31 via an SPI bus. Use the following configuration options
|
|
to setup the bus and chip select used for a particular board.
|
|
|
|
CONFIG_MC13783_SPI_BUS -- defines the SPI bus the MC13783 is connected to.
|
|
Note that 0 is CSPI1, 1 is CSPI2 and 2 is CSPI3.
|
|
CONFIG_MC13783_SPI_CS -- define the chip select the MC13783 s connected to.
|
|
|