mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
051de9b3eb
The Jaguar2 SOC family has 63 gpio pins therefore I extended mscc-common to support new numbe of pins and remove any platform dependency from mscc-common. Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com>
32 lines
835 B
Plaintext
32 lines
835 B
Plaintext
# SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
|
|
config PINCTRL_MSCC
|
|
bool
|
|
|
|
config PINCTRL_MSCC_OCELOT
|
|
depends on SOC_OCELOT && PINCTRL_FULL && OF_CONTROL
|
|
select PINCTRL_MSCC
|
|
default y
|
|
bool "Microsemi ocelot family pin control driver"
|
|
help
|
|
Support pin multiplexing and pin configuration control on
|
|
Microsemi ocelot SoCs.
|
|
|
|
config PINCTRL_MSCC_LUTON
|
|
depends on SOC_LUTON && PINCTRL_FULL && OF_CONTROL
|
|
select PINCTRL_MSCC
|
|
default y
|
|
bool "Microsemi luton family pin control driver"
|
|
help
|
|
Support pin multiplexing and pin configuration control on
|
|
Microsemi luton SoCs.
|
|
|
|
config PINCTRL_MSCC_JR2
|
|
depends on SOC_JR2 && PINCTRL_FULL && OF_CONTROL
|
|
select PINCTRL_MSCC
|
|
default y
|
|
bool "Microsemi jr2 family pin control driver"
|
|
help
|
|
Support pin multiplexing and pin configuration control on
|
|
Microsemi jr2 SoCs.
|