mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-30 14:53:44 +09:00
456ee909d6
On Intel BayTrail SoC, there is a legacy UART (I/O 0x3f8) integrated into the SoC which is enabled by the FSP. Remove the smsc47x superio initialization codes. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
28 lines
386 B
C
28 lines
386 B
C
/*
|
|
* Copyright (C) 2015, Google, Inc
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/gpio.h>
|
|
#include <netdev.h>
|
|
|
|
int arch_early_init_r(void)
|
|
{
|
|
/* do the pin-muxing */
|
|
gpio_ich6_pinctrl_init();
|
|
|
|
return 0;
|
|
}
|
|
|
|
void setup_pch_gpios(u16 gpiobase, const struct pch_gpio_map *gpio)
|
|
{
|
|
return;
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
return pci_eth_init(bis);
|
|
}
|