mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
ec90ac7359
T series boards use unified RCW for sd, spi and nand boot. Now split txxx_rcw.cfg to txxx_sd_rcw.cfg, txxx_spi_rcw.cfg and txxx_nand_rcw.cfg for SPI/NAND/SD boot. And modify RCW[PBI_SRC] for them: PBI_SRC=5 for SPI 24-bit addressing PBI_SRC=6 for SD boot PBI_SRC=14 for IFC NAND boot Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
11 lines
358 B
INI
11 lines
358 B
INI
# single-source clock:Sys_Clock = DDR_Refclock = Diff_Sysclk = 100 MHz
|
|
# Core/DDR/Platform/FMan = 1400MHz/1600MT/s/400MHz/700MHz
|
|
|
|
# PBL preamble and RCW header for T1024QDS
|
|
aa55aa55 010e0100
|
|
# Serdes protocol 0x6F
|
|
0810000e 00000000 00000000 00000000
|
|
37800001 00000012 68104000 21000000
|
|
00000000 00000000 00000000 00030810
|
|
00000000 036c5a00 00000000 00000006
|