mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
260777fc23
Add support for CDCE913/925/937/949 family of devices. These are modular PLL-based low cost, high performance, programmable clock synthesizers, multipliers and dividers. They generate up to 9 output clocks from a single input frequency. The initial version of the driver does not support programming of the PLLs, and thus they run in the bypass mode only. The code is loosely based on the linux kernel cdce9xx driver. Signed-off-by: Tero Kristo <t-kristo@ti.com> |
||
|---|---|---|
| .. | ||
| fixed-factor-clock.txt | ||
| fsl,mpc83xx-clk.txt | ||
| microchip,pic32-clock.txt | ||
| nvidia,tegra20-car.txt | ||
| rockchip,rk3188-cru.txt | ||
| rockchip,rk3288-cru.txt | ||
| rockchip,rk3288-dmc.txt | ||
| rockchip,rk3368-dmc.txt | ||
| rockchip,rk3399-dmc.txt | ||
| rockchip.txt | ||
| snps,hsdk-cgu.txt | ||
| st,stm32-rcc.txt | ||
| st,stm32h7-rcc.txt | ||
| st,stm32mp1.txt | ||
| ti,cdce9xx.txt | ||
| ti,sci-clk.txt | ||