mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Simon Glass](/assets/img/avatar_default.png)
Implement SDRAM init using the Memory Reference Code (mrc.bin) provided in the board directory and the SDRAM SPD information in the device tree. This also needs the Intel Management Engine (me.bin) to work. Binary blobs everywhere: so far we have MRC, ME and microcode. SDRAM init works by setting up various parameters and calling the MRC. This in turn does some sort of magic to work out how much memory there is and the timing parameters to use. It also sets up the DRAM controllers. When the MRC returns, we use the information it provides to map out the available memory in U-Boot. U-Boot normally moves itself to the top of RAM. On x86 the RAM is not generally contiguous, and anyway some RAM may be above 4GB which doesn't work in 32-bit mode. So we relocate to the top of the largest block of RAM we can find below 4GB. Memory above 4GB is accessible with special functions (see physmem). It would be possible to build U-Boot in 64-bit mode but this wouldn't necessarily provide any more memory, since the largest block is often below 4GB. Anyway U-Boot doesn't need huge amounts of memory - even a very large ramdisk seldom exceeds 100-200MB. U-Boot has support for booting 64-bit kernels directly so this does not pose a limitation in that area. Also there are probably parts of U-Boot that will not work correctly in 64-bit mode. The MRC is one. There is some work remaining in this area. Since memory init is very slow (over 500ms) it is possible to save the parameters in SPI flash to speed it up next time. Suspend/resume support is not fully implemented, or at least it is not efficient. With this patch, link boots to a prompt. Signed-off-by: Simon Glass <sjg@chromium.org>
80 lines
1.4 KiB
C
80 lines
1.4 KiB
C
/*
|
|
* Copyright (c) 2014 Google, Inc
|
|
*
|
|
* From Coreboot src/lib/ramtest.c
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/post.h>
|
|
|
|
static void write_phys(unsigned long addr, u32 value)
|
|
{
|
|
#if CONFIG_SSE2
|
|
asm volatile(
|
|
"movnti %1, (%0)"
|
|
: /* outputs */
|
|
: "r" (addr), "r" (value) /* inputs */
|
|
: /* clobbers */
|
|
);
|
|
#else
|
|
writel(value, addr);
|
|
#endif
|
|
}
|
|
|
|
static u32 read_phys(unsigned long addr)
|
|
{
|
|
return readl(addr);
|
|
}
|
|
|
|
static void phys_memory_barrier(void)
|
|
{
|
|
#if CONFIG_SSE2
|
|
/* Needed for movnti */
|
|
asm volatile(
|
|
"sfence"
|
|
:
|
|
:
|
|
: "memory"
|
|
);
|
|
#else
|
|
asm volatile(""
|
|
:
|
|
:
|
|
: "memory");
|
|
#endif
|
|
}
|
|
|
|
void quick_ram_check(void)
|
|
{
|
|
int fail = 0;
|
|
u32 backup;
|
|
|
|
backup = read_phys(CONFIG_RAMBASE);
|
|
write_phys(CONFIG_RAMBASE, 0x55555555);
|
|
phys_memory_barrier();
|
|
if (read_phys(CONFIG_RAMBASE) != 0x55555555)
|
|
fail = 1;
|
|
write_phys(CONFIG_RAMBASE, 0xaaaaaaaa);
|
|
phys_memory_barrier();
|
|
if (read_phys(CONFIG_RAMBASE) != 0xaaaaaaaa)
|
|
fail = 1;
|
|
write_phys(CONFIG_RAMBASE, 0x00000000);
|
|
phys_memory_barrier();
|
|
if (read_phys(CONFIG_RAMBASE) != 0x00000000)
|
|
fail = 1;
|
|
write_phys(CONFIG_RAMBASE, 0xffffffff);
|
|
phys_memory_barrier();
|
|
if (read_phys(CONFIG_RAMBASE) != 0xffffffff)
|
|
fail = 1;
|
|
|
|
write_phys(CONFIG_RAMBASE, backup);
|
|
if (fail) {
|
|
post_code(POST_RAM_FAILURE);
|
|
panic("RAM INIT FAILURE!\n");
|
|
}
|
|
phys_memory_barrier();
|
|
}
|