mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-11 15:23:22 +09:00
![]() This patch adds kconfig option RISCV_SMODE to run U-Boot in S-mode. When this opition is enabled we use s<xyz> CSRs instead of m<xyz> CSRs. It is important to note that there is no equivalent S-mode CSR for misa and mhartid CSRs so we expect M-mode runtime firmware (BBL or equivalent) to emulate misa and mhartid CSR read. In-future, we will have more patches to avoid accessing misa and mhartid CSRs from S-mode. Signed-off-by: Anup Patel <anup@brainfault.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de> |
||
---|---|---|
.. | ||
barrier.h | ||
bitops.h | ||
byteorder.h | ||
cache.h | ||
config.h | ||
csr.h | ||
encoding.h | ||
global_data.h | ||
io.h | ||
linkage.h | ||
posix_types.h | ||
processor.h | ||
ptrace.h | ||
sections.h | ||
setjmp.h | ||
string.h | ||
system.h | ||
types.h | ||
u-boot-riscv.h | ||
u-boot.h | ||
unaligned.h |