mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 21:33:24 +09:00
![]() Enable PCI memory regions in ranges property to be of multiple entry. This helps to add support for SoC's like OcteonTX/TX2 where every peripheral is on PCI bus. Signed-off-by: Suneel Garapati <sgarapati@marvell.com> Cc: Simon Glass <sjg@chromium.org> Cc: Bin Meng <bmeng.cn@gmail.com> |
||
---|---|---|
.. | ||
include | ||
cros-ec-keyboard.dtsi | ||
Makefile | ||
sandbox64.dts | ||
sandbox_pmic.dtsi | ||
sandbox.dts | ||
sandbox.dtsi | ||
test.dts |