mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-17 10:13:21 +09:00
d4363baada
This patch adds support for the QSPI IP found in stm32f7 devices. Signed-off-by: Michael Kurz <michi.kurz@gmail.com>
45 lines
830 B
C
45 lines
830 B
C
/*
|
|
* (C) Copyright 2016
|
|
* Vikas Manocha, ST Micoelectronics, vikas.manocha@st.com.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARM_ARCH_PERIPH_H
|
|
#define __ASM_ARM_ARCH_PERIPH_H
|
|
|
|
/*
|
|
* Peripherals required for pinmux configuration. List will
|
|
* grow with support for more devices getting added.
|
|
* Numbering based on interrupt table.
|
|
*
|
|
*/
|
|
enum periph_id {
|
|
PERIPH_ID_USART1 = 37,
|
|
|
|
PERIPH_ID_QUADSPI = 92,
|
|
};
|
|
|
|
enum periph_clock {
|
|
USART1_CLOCK_CFG = 0,
|
|
USART2_CLOCK_CFG,
|
|
GPIO_A_CLOCK_CFG,
|
|
GPIO_B_CLOCK_CFG,
|
|
GPIO_C_CLOCK_CFG,
|
|
GPIO_D_CLOCK_CFG,
|
|
GPIO_E_CLOCK_CFG,
|
|
GPIO_F_CLOCK_CFG,
|
|
GPIO_G_CLOCK_CFG,
|
|
GPIO_H_CLOCK_CFG,
|
|
GPIO_I_CLOCK_CFG,
|
|
GPIO_J_CLOCK_CFG,
|
|
GPIO_K_CLOCK_CFG,
|
|
SYSCFG_CLOCK_CFG,
|
|
TIMER2_CLOCK_CFG,
|
|
FMC_CLOCK_CFG,
|
|
STMMAC_CLOCK_CFG,
|
|
QSPI_CLOCK_CFG,
|
|
};
|
|
|
|
#endif /* __ASM_ARM_ARCH_PERIPH_H */
|