mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-19 17:48:01 +09:00
93d9fc26cb
This patch makes the following changes to the SR1500 board port: - Update defconfig to support SPI NOR (use make savedefconfig). - Increase SPI speed to a maximum of 100MHz for faster system bootup. - Change environment location, so that its not between SPL and main U-Boot. This way the combined SPL / U-Boot image can be used for updates. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Marek Vasut <marex@denx.de>
24 lines
560 B
Plaintext
24 lines
560 B
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_SOCFPGA=y
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_TARGET_SOCFPGA_SR1500=y
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_sr1500"
|
|
CONFIG_SPL=y
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_FIT=y
|
|
# CONFIG_CMD_IMLS is not set
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_DWAPB_GPIO=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_ETH_DESIGNWARE=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_CADENCE_QSPI=y
|