mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-22 18:09:03 +09:00
9702ec00e9
Add initial support for NXP's S32V234 SoC and S32V234EVB board. The S32V230 family is designed to support computation-intensive applications for image processing. The S32V234, as part of the S32V230 family, is a high-performance automotive processor designed to support safe computation-intensive applications in the area of vision and sensor fusion. Code originally writen by: Original-signed-off-by: Stoica Cosmin-Stefan <cosminstefan.stoica@freescale.com> Original-signed-off-by: Mihaela Martinas <Mihaela.Martinas@freescale.com> Original-signed-off-by: Eddy Petrișor <eddy.petrisor@gmail.com> Signed-off-by: Eddy Petrișor <eddy.petrisor@nxp.com>
32 lines
994 B
C
32 lines
994 B
C
/*
|
|
* (C) Copyright 2015, Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ARCH_ARM_MACH_S32V234_MCRGM_REGS_H__
|
|
#define __ARCH_ARM_MACH_S32V234_MCRGM_REGS_H__
|
|
|
|
#define MC_RGM_DES (MC_RGM_BASE_ADDR)
|
|
#define MC_RGM_FES (MC_RGM_BASE_ADDR + 0x300)
|
|
#define MC_RGM_FERD (MC_RGM_BASE_ADDR + 0x310)
|
|
#define MC_RGM_FBRE (MC_RGM_BASE_ADDR + 0x330)
|
|
#define MC_RGM_FESS (MC_RGM_BASE_ADDR + 0x340)
|
|
#define MC_RGM_DDR_HE (MC_RGM_BASE_ADDR + 0x350)
|
|
#define MC_RGM_DDR_HS (MC_RGM_BASE_ADDR + 0x354)
|
|
#define MC_RGM_FRHE (MC_RGM_BASE_ADDR + 0x358)
|
|
#define MC_RGM_FREC (MC_RGM_BASE_ADDR + 0x600)
|
|
#define MC_RGM_FRET (MC_RGM_BASE_ADDR + 0x607)
|
|
#define MC_RGM_DRET (MC_RGM_BASE_ADDR + 0x60B)
|
|
|
|
/* function reset sources mask */
|
|
#define F_SWT4 0x8000
|
|
#define F_JTAG 0x400
|
|
#define F_FCCU_SOFT 0x40
|
|
#define F_FCCU_HARD 0x20
|
|
#define F_SOFT_FUNC 0x8
|
|
#define F_ST_DONE 0x4
|
|
#define F_EXT_RST 0x1
|
|
|
|
#endif /* __ARCH_ARM_MACH_S32V234_MCRGM_REGS_H__ */
|