mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
80a4570c99
Provide the model information through sysinfo so that it shows up on boot. For memconfig 4 pins are provided, for 16 combinations. For SKU ID there are two options: - two pins provided in a ternary arrangement, for 9 combinations. - reading from the EC Add a binding doc and drop the unused #defines as well. Example: U-Boot 2021.01-rc5 CPU: Intel(R) Celeron(R) CPU N3450 @ 1.10GHz DRAM: 3.9 GiB MMC: sdmmc@1b,0: 1, emmc@1c,0: 2 Video: 1024x768x32 @ b0000000 Model: Google Coral (memconfig 5, SKU 3) This depends on the GPIO series: http://patchwork.ozlabs.org/project/uboot/list/?series=228126 Signed-off-by: Simon Glass <sjg@chromium.org> Acked-by: Bin Meng <bmeng.cn@gmail.com>
38 lines
1.1 KiB
Plaintext
38 lines
1.1 KiB
Plaintext
Google Coral sysinfo information
|
|
================================
|
|
|
|
This binding allows information about the board to be described. It includes
|
|
the SMBIOS binding as well.
|
|
|
|
Required properties:
|
|
|
|
- compatible: "google,coral"
|
|
- recovery-gpios: GPIO to use for recovery button (-1 if none)
|
|
- wite-protect-gpios: GPIO to use for write-protect screw
|
|
- phase-enforce-gpios: GPIO to indicate the board is in final ship mode
|
|
- memconfig-gpios: 4 GPIOs to use to read memory config (as base2 int)
|
|
|
|
Optional properties:
|
|
- skuconfig-gpios: 2 GPIOs to use to read SKU ID. If not present, the
|
|
Chromium OS EC SKU_ID is used instead
|
|
|
|
Example:
|
|
|
|
board: board {
|
|
compatible = "google,coral";
|
|
recovery-gpios = <&gpio_nw (-1) GPIO_ACTIVE_LOW>;
|
|
write-protect-gpios = <&gpio_nw GPIO_75 GPIO_ACTIVE_HIGH>;
|
|
phase-enforce-gpios = <&gpio_n GPIO_10 GPIO_ACTIVE_HIGH>;
|
|
memconfig-gpios = <&gpio_nw GPIO_101 GPIO_ACTIVE_HIGH
|
|
&gpio_nw GPIO_102 GPIO_ACTIVE_HIGH
|
|
&gpio_n GPIO_38 GPIO_ACTIVE_HIGH
|
|
&gpio_n GPIO_45 GPIO_ACTIVE_HIGH>;
|
|
|
|
/*
|
|
* This is used for reef only:
|
|
*
|
|
* skuconfig-gpios = <&gpio_nw GPIO_16 GPIO_ACTIVE_HIGH
|
|
* &gpio_nw GPIO_17 GPIO_ACTIVE_HIGH>;
|
|
*/
|
|
};
|