mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 15:26:03 +09:00
401d1c4f5d
Move this out of the common header and include it only where needed. In a number of cases this requires adding "struct udevice;" to avoid adding another large header or in other cases replacing / adding missing header files that had been pulled in, very indirectly. Finally, we have a few cases where we did not need to include <asm/global_data.h> at all, so remove that include. Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Rini <trini@konsulko.com>
198 lines
4.8 KiB
C
198 lines
4.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Common code for Intel CPUs
|
|
*
|
|
* Copyright (c) 2016 Google, Inc
|
|
*/
|
|
|
|
#ifndef __ASM_CPU_COMMON_H
|
|
#define __ASM_CPU_COMMON_H
|
|
|
|
/* Standard Intel bus clock is fixed at 100MHz */
|
|
enum {
|
|
INTEL_BCLK_MHZ = 100
|
|
};
|
|
|
|
struct cpu_info;
|
|
struct udevice;
|
|
|
|
/**
|
|
* cpu_common_init() - Set up common CPU init
|
|
*
|
|
* This reports BIST failure, enables the LAPIC, updates microcode, enables
|
|
* the upper 128-bytes of CROM RAM, probes the northbridge, PCH, LPC and SATA.
|
|
*
|
|
* @return 0 if OK, -ve on error
|
|
*/
|
|
int cpu_common_init(void);
|
|
|
|
/**
|
|
* cpu_set_flex_ratio_to_tdp_nominal() - Set up the maximum non-turbo rate
|
|
*
|
|
* If a change is needed, this function will do a soft reset so it takes
|
|
* effect.
|
|
*
|
|
* Some details are available here:
|
|
* http://forum.hwbot.org/showthread.php?t=76092
|
|
*
|
|
* @return 0 if OK, -ve on error
|
|
*/
|
|
int cpu_set_flex_ratio_to_tdp_nominal(void);
|
|
|
|
/**
|
|
* cpu_intel_get_info() - Obtain CPU info for Intel CPUs
|
|
*
|
|
* Most Intel CPUs use the same MSR to obtain the clock speed, and use the same
|
|
* features. This function fills in these values, given the value of the base
|
|
* clock in MHz (typically this should be set to 100).
|
|
*
|
|
* @info: cpu_info struct to fill in
|
|
* @bclk_mz: the base clock in MHz
|
|
*
|
|
* @return 0 always
|
|
*/
|
|
int cpu_intel_get_info(struct cpu_info *info, int bclk_mz);
|
|
|
|
/**
|
|
* cpu_configure_thermal_target() - Set the thermal target for a CPU
|
|
*
|
|
* This looks up the tcc-offset property and uses it to set the
|
|
* MSR_TEMPERATURE_TARGET value.
|
|
*
|
|
* @dev: CPU device
|
|
* @return 0 if OK, -ENOENT if no target is given in device tree
|
|
*/
|
|
int cpu_configure_thermal_target(struct udevice *dev);
|
|
|
|
/**
|
|
* cpu_set_perf_control() - Set the nominal CPU clock speed
|
|
*
|
|
* This sets the clock speed as a multiplier of BCLK
|
|
*
|
|
* @clk_ratio: Ratio to use
|
|
*/
|
|
void cpu_set_perf_control(uint clk_ratio);
|
|
|
|
/**
|
|
* cpu_config_tdp_levels() - Check for configurable TDP option
|
|
*
|
|
* @return true if the CPU has configurable TDP (Thermal-design power)
|
|
*/
|
|
bool cpu_config_tdp_levels(void);
|
|
|
|
/** enum burst_mode_t - Burst-mode states */
|
|
enum burst_mode_t {
|
|
BURST_MODE_UNKNOWN,
|
|
BURST_MODE_UNAVAILABLE,
|
|
BURST_MODE_DISABLED,
|
|
BURST_MODE_ENABLED
|
|
};
|
|
|
|
/*
|
|
* cpu_get_burst_mode_state() - Get the Burst/Turbo Mode State
|
|
*
|
|
* This reads MSR IA32_MISC_ENABLE 0x1A0
|
|
* Bit 38 - TURBO_MODE_DISABLE Bit to get state ENABLED / DISABLED.
|
|
* Also checks cpuid 0x6 to see whether burst mode is supported.
|
|
*
|
|
* @return current burst mode status
|
|
*/
|
|
enum burst_mode_t cpu_get_burst_mode_state(void);
|
|
|
|
/**
|
|
* cpu_set_burst_mode() - Set CPU burst mode
|
|
*
|
|
* @burst_mode: true to enable burst mode, false to disable
|
|
*/
|
|
void cpu_set_burst_mode(bool burst_mode);
|
|
|
|
/**
|
|
* cpu_set_eist() - Enable Enhanced Intel Speed Step Technology
|
|
*
|
|
* @eist_status: true to enable EIST, false to disable
|
|
*/
|
|
void cpu_set_eist(bool eist_status);
|
|
|
|
/**
|
|
* cpu_set_p_state_to_turbo_ratio() - Set turbo ratio
|
|
*
|
|
* TURBO_RATIO_LIMIT MSR (0x1AD) Bits 31:0 indicates the
|
|
* factory configured values for of 1-core, 2-core, 3-core
|
|
* and 4-core turbo ratio limits for all processors.
|
|
*
|
|
* 7:0 - MAX_TURBO_1_CORE
|
|
* 15:8 - MAX_TURBO_2_CORES
|
|
* 23:16 - MAX_TURBO_3_CORES
|
|
* 31:24 - MAX_TURBO_4_CORES
|
|
*
|
|
* Set PERF_CTL MSR (0x199) P_Req with that value.
|
|
*/
|
|
void cpu_set_p_state_to_turbo_ratio(void);
|
|
|
|
/**
|
|
* cpu_get_coord_type() - Get the type of coordination for P-State transition
|
|
*
|
|
* See ACPI spec v6.3 section 8.4.6.5 _PSD (P-State Dependency)
|
|
*
|
|
* @return HW_ALL (always)
|
|
*/
|
|
int cpu_get_coord_type(void);
|
|
|
|
/**
|
|
* cpu_get_min_ratio() - get minimum support frequency ratio for CPU
|
|
*
|
|
* @return minimum ratio
|
|
*/
|
|
int cpu_get_min_ratio(void);
|
|
|
|
/**
|
|
* cpu_get_max_ratio() - get nominal TDP ration or max non-turbo ratio
|
|
*
|
|
* If a nominal TDP ratio is available, it is returned. Otherwise this returns
|
|
* the maximum non-turbo frequency ratio for this processor
|
|
*
|
|
* @return max ratio
|
|
*/
|
|
int cpu_get_max_ratio(void);
|
|
|
|
/**
|
|
* cpu_get_bus_clock_khz() - Get the bus clock frequency in KHz
|
|
*
|
|
* This is the value the clock ratio is multiplied with
|
|
*
|
|
* @return bus-block frequency in KHz
|
|
*/
|
|
int cpu_get_bus_clock_khz(void);
|
|
|
|
/**
|
|
* cpu_get_power_max() - Get maximum CPU TDP
|
|
*
|
|
* @return maximum CPU TDP (Thermal-design power) in mW
|
|
*/
|
|
int cpu_get_power_max(void);
|
|
|
|
/**
|
|
* cpu_get_max_turbo_ratio() - Get maximum turbo ratio
|
|
*
|
|
* @return maximum ratio
|
|
*/
|
|
int cpu_get_max_turbo_ratio(void);
|
|
|
|
/**
|
|
* cpu_get_cores_per_package() - Get the number of CPU cores in each package
|
|
*
|
|
* @return number of cores
|
|
*/
|
|
int cpu_get_cores_per_package(void);
|
|
|
|
/**
|
|
* cpu_mca_configure() - Set up machine-check exceptions ready for use
|
|
*
|
|
* These allow the SoC to report errors while running. See here for details:
|
|
*
|
|
* https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/machine-check-exceptions-debug-paper.pdf
|
|
*/
|
|
void cpu_mca_configure(void);
|
|
|
|
#endif
|