mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
57 lines
1.6 KiB
C
57 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
|
|
* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
|
|
*/
|
|
|
|
#ifndef m5253_h
|
|
#define m5253_h
|
|
/****************************************************************************/
|
|
|
|
/*
|
|
* PLL Module (PLL)
|
|
*/
|
|
|
|
/* Register read/write macros */
|
|
#define PLL_PLLCR (0x000180)
|
|
|
|
#define SIM_RSR (0x000000)
|
|
#define SIM_SYPCR (0x000001)
|
|
#define SIM_SWIVR (0x000002)
|
|
#define SIM_SWSR (0x000003)
|
|
#define SIM_MPARK (0x00000C)
|
|
|
|
/* Bit definitions and macros for RSR */
|
|
#define SIM_RSR_SWTR (0x20)
|
|
#define SIM_RSR_HRST (0x80)
|
|
|
|
/* Register read/write macros */
|
|
#define CIM_MISCCR (0x000500)
|
|
#define CIM_ATA_DADDR (0x000504)
|
|
#define CIM_ATA_DCOUNT (0x000508)
|
|
#define CIM_RTC_TIME (0x00050C)
|
|
#define CIM_USB_CANCLK (0x000510)
|
|
|
|
/* Bit definitions and macros for MISCCR */
|
|
#define CIM_MISCCR_ADTA (0x00000001)
|
|
#define CIM_MISCCR_ADTD (0x00000002)
|
|
#define CIM_MISCCR_ADIE (0x00000004)
|
|
#define CIM_MISCCR_ADIC (0x00000008)
|
|
#define CIM_MISCCR_ADIP (0x00000010)
|
|
#define CIM_MISCCR_CPUEND (0x00000020)
|
|
#define CIM_MISCCR_DMAEND (0x00000040)
|
|
#define CIM_MISCCR_RTCCLR (0x00000080)
|
|
#define CIM_MISCCR_RTCPL (0x00000100)
|
|
#define CIM_MISCCR_URIE (0x00000800)
|
|
#define CIM_MISCCR_URIC (0x00001000)
|
|
#define CIM_MISCCR_URIP (0x00002000)
|
|
|
|
/* Bit definitions and macros for ATA_DADDR */
|
|
#define CIM_ATA_DADDR_ATAADDR(x) (((x)&0x00003FFF)<<2)
|
|
#define CIM_ATA_DADDR_RAMADDR(x) (((x)&0x00003FFF)<<18)
|
|
|
|
/* Bit definitions and macros for ATA_DCOUNT */
|
|
#define CIM_ATA_DCOUNT_COUNT(x) (((x)&0x0000FFFF))
|
|
|
|
#endif /* m5253_h */
|