mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
117 lines
2.1 KiB
C
117 lines
2.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2002
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
/*
|
|
* CPU test
|
|
* Ternary instructions instr rA,rS,UIMM
|
|
*
|
|
* Logic instructions: ori, oris, xori, xoris
|
|
*
|
|
* The test contains a pre-built table of instructions, operands and
|
|
* expected results. For each table entry, the test will cyclically use
|
|
* different sets of operand registers and result registers.
|
|
*/
|
|
|
|
#include <post.h>
|
|
#include "cpu_asm.h"
|
|
|
|
#if CONFIG_POST & CONFIG_SYS_POST_CPU
|
|
|
|
extern void cpu_post_exec_21 (ulong *code, ulong *cr, ulong *res, ulong op);
|
|
extern ulong cpu_post_makecr (long v);
|
|
|
|
static struct cpu_post_threei_s
|
|
{
|
|
ulong cmd;
|
|
ulong op1;
|
|
ushort op2;
|
|
ulong res;
|
|
} cpu_post_threei_table[] =
|
|
{
|
|
{
|
|
OP_ORI,
|
|
0x80000000,
|
|
0xffff,
|
|
0x8000ffff
|
|
},
|
|
{
|
|
OP_ORIS,
|
|
0x00008000,
|
|
0xffff,
|
|
0xffff8000
|
|
},
|
|
{
|
|
OP_XORI,
|
|
0x8000ffff,
|
|
0xffff,
|
|
0x80000000
|
|
},
|
|
{
|
|
OP_XORIS,
|
|
0x00008000,
|
|
0xffff,
|
|
0xffff8000
|
|
},
|
|
};
|
|
static unsigned int cpu_post_threei_size = ARRAY_SIZE(cpu_post_threei_table);
|
|
|
|
int cpu_post_test_threei (void)
|
|
{
|
|
int ret = 0;
|
|
unsigned int i, reg;
|
|
int flag = disable_interrupts();
|
|
|
|
for (i = 0; i < cpu_post_threei_size && ret == 0; i++)
|
|
{
|
|
struct cpu_post_threei_s *test = cpu_post_threei_table + i;
|
|
|
|
for (reg = 0; reg < 32 && ret == 0; reg++)
|
|
{
|
|
unsigned int reg0 = (reg + 0) % 32;
|
|
unsigned int reg1 = (reg + 1) % 32;
|
|
unsigned int stk = reg < 16 ? 31 : 15;
|
|
unsigned long code[] =
|
|
{
|
|
ASM_STW(stk, 1, -4),
|
|
ASM_ADDI(stk, 1, -16),
|
|
ASM_STW(3, stk, 8),
|
|
ASM_STW(reg0, stk, 4),
|
|
ASM_STW(reg1, stk, 0),
|
|
ASM_LWZ(reg0, stk, 8),
|
|
ASM_11IX(test->cmd, reg1, reg0, test->op2),
|
|
ASM_STW(reg1, stk, 8),
|
|
ASM_LWZ(reg1, stk, 0),
|
|
ASM_LWZ(reg0, stk, 4),
|
|
ASM_LWZ(3, stk, 8),
|
|
ASM_ADDI(1, stk, 16),
|
|
ASM_LWZ(stk, 1, -4),
|
|
ASM_BLR,
|
|
};
|
|
ulong res;
|
|
ulong cr;
|
|
|
|
cr = 0;
|
|
cpu_post_exec_21 (code, & cr, & res, test->op1);
|
|
|
|
ret = res == test->res && cr == 0 ? 0 : -1;
|
|
|
|
if (ret != 0)
|
|
{
|
|
post_log ("Error at threei test %d !\n", i);
|
|
}
|
|
}
|
|
}
|
|
|
|
if (flag)
|
|
enable_interrupts();
|
|
|
|
return ret;
|
|
}
|
|
|
|
#endif
|