mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
c78dfb4fd2
Add an api to enable and configure the integrated keyboard controller on SMSC LPC47m superio chipset. It also adds several macros to help future extension. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
46 lines
896 B
C
46 lines
896 B
C
/*
|
|
* Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/pnp_def.h>
|
|
|
|
static void pnp_enter_conf_state(u16 dev)
|
|
{
|
|
u16 port = dev >> 8;
|
|
|
|
outb(0x55, port);
|
|
}
|
|
|
|
static void pnp_exit_conf_state(u16 dev)
|
|
{
|
|
u16 port = dev >> 8;
|
|
|
|
outb(0xaa, port);
|
|
}
|
|
|
|
void lpc47m_enable_serial(uint dev, uint iobase, uint irq)
|
|
{
|
|
pnp_enter_conf_state(dev);
|
|
pnp_set_logical_device(dev);
|
|
pnp_set_enable(dev, 0);
|
|
pnp_set_iobase(dev, PNP_IDX_IO0, iobase);
|
|
pnp_set_irq(dev, PNP_IDX_IRQ0, irq);
|
|
pnp_set_enable(dev, 1);
|
|
pnp_exit_conf_state(dev);
|
|
}
|
|
|
|
void lpc47m_enable_kbc(uint dev, uint irq0, uint irq1)
|
|
{
|
|
pnp_enter_conf_state(dev);
|
|
pnp_set_logical_device(dev);
|
|
pnp_set_enable(dev, 0);
|
|
pnp_set_irq(dev, PNP_IDX_IRQ0, irq0);
|
|
pnp_set_irq(dev, PNP_IDX_IRQ1, irq1);
|
|
pnp_set_enable(dev, 1);
|
|
pnp_exit_conf_state(dev);
|
|
}
|