mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-06 11:30:47 +09:00
ppc4xx: Update PMC440 config file
Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
This commit is contained in:
parent
e3edcb36f1
commit
ff41ffc93c
@ -41,7 +41,9 @@
|
|||||||
|
|
||||||
#define CONFIG_SYS_CLK_FREQ 33333400
|
#define CONFIG_SYS_CLK_FREQ 33333400
|
||||||
|
|
||||||
|
#if 0 /* temporary disabled because OS/9 does not like dcache on startup */
|
||||||
#define CONFIG_4xx_DCACHE /* enable dcache */
|
#define CONFIG_4xx_DCACHE /* enable dcache */
|
||||||
|
#endif
|
||||||
|
|
||||||
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
|
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
|
||||||
#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
|
#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
|
||||||
@ -272,6 +274,7 @@
|
|||||||
CFG_BOOTFILE \
|
CFG_BOOTFILE \
|
||||||
CFG_ROOTPATH \
|
CFG_ROOTPATH \
|
||||||
"netdev=eth0\0" \
|
"netdev=eth0\0" \
|
||||||
|
"ethrotate=no\0" \
|
||||||
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
||||||
"nfsroot=${serverip}:${rootpath}\0" \
|
"nfsroot=${serverip}:${rootpath}\0" \
|
||||||
"ramargs=setenv bootargs root=/dev/ram rw\0" \
|
"ramargs=setenv bootargs root=/dev/ram rw\0" \
|
||||||
@ -354,10 +357,6 @@
|
|||||||
#define CONFIG_CMD_SDRAM
|
#define CONFIG_CMD_SDRAM
|
||||||
|
|
||||||
/* POST support */
|
/* POST support */
|
||||||
/* ethernet POST sometimes freezes the CPU.
|
|
||||||
* So disable it for now until issue is solved
|
|
||||||
*/
|
|
||||||
#if 0
|
|
||||||
#define CONFIG_POST (CFG_POST_MEMORY | \
|
#define CONFIG_POST (CFG_POST_MEMORY | \
|
||||||
CFG_POST_CPU | \
|
CFG_POST_CPU | \
|
||||||
CFG_POST_UART | \
|
CFG_POST_UART | \
|
||||||
@ -366,15 +365,6 @@
|
|||||||
CFG_POST_FPU | \
|
CFG_POST_FPU | \
|
||||||
CFG_POST_ETHER | \
|
CFG_POST_ETHER | \
|
||||||
CFG_POST_SPR)
|
CFG_POST_SPR)
|
||||||
#else
|
|
||||||
#define CONFIG_POST (CFG_POST_MEMORY | \
|
|
||||||
CFG_POST_CPU | \
|
|
||||||
CFG_POST_UART | \
|
|
||||||
CFG_POST_I2C | \
|
|
||||||
CFG_POST_CACHE | \
|
|
||||||
CFG_POST_FPU | \
|
|
||||||
CFG_POST_SPR)
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#define CFG_POST_WORD_ADDR (CFG_GBL_DATA_OFFSET - 0x4)
|
#define CFG_POST_WORD_ADDR (CFG_GBL_DATA_OFFSET - 0x4)
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user