mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-27 23:20:26 +09:00
mips: octeon: cpu.c: Add table for selective swapping
Import octeon_should_swizzle_table[] which is needed for the area specific swapping. It will be used by the platform specific mangle-port.h header. Imported from Linux v5.7. Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
92ca2fee08
commit
fd569c878b
@ -13,6 +13,27 @@
|
||||
|
||||
DECLARE_GLOBAL_DATA_PTR;
|
||||
|
||||
/*
|
||||
* TRUE for devices having registers with little-endian byte
|
||||
* order, FALSE for registers with native-endian byte order.
|
||||
* PCI mandates little-endian, USB and SATA are configurable,
|
||||
* but we chose little-endian for these.
|
||||
*
|
||||
* This table will be referened in the Octeon platform specific
|
||||
* mangle-port.h header.
|
||||
*/
|
||||
const bool octeon_should_swizzle_table[256] = {
|
||||
[0x00] = true, /* bootbus/CF */
|
||||
[0x1b] = true, /* PCI mmio window */
|
||||
[0x1c] = true, /* PCI mmio window */
|
||||
[0x1d] = true, /* PCI mmio window */
|
||||
[0x1e] = true, /* PCI mmio window */
|
||||
[0x68] = true, /* OCTEON III USB */
|
||||
[0x69] = true, /* OCTEON III USB */
|
||||
[0x6c] = true, /* OCTEON III SATA */
|
||||
[0x6f] = true, /* OCTEON II USB */
|
||||
};
|
||||
|
||||
static int get_clocks(void)
|
||||
{
|
||||
const u64 ref_clock = PLL_REF_CLK;
|
||||
|
Loading…
Reference in New Issue
Block a user