mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-29 08:00:26 +09:00
powerpc/mpc85xx: SECURE BOOT- Add secure boot target for BSC9132QDS
Add NOR, SPI and SD secure boot targets for BSC9132QDS. Changes: - Debug TLB entry is not required for Secure Boot Target. Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
This commit is contained in:
parent
7efb4b5197
commit
f978f7c203
@ -467,7 +467,8 @@ nexti: mflr r1 /* R1 = our PC */
|
|||||||
2: cmpw r3, r4
|
2: cmpw r3, r4
|
||||||
blt 1b
|
blt 1b
|
||||||
|
|
||||||
#if defined(CONFIG_SYS_PPC_E500_DEBUG_TLB) && !defined(MINIMAL_SPL)
|
#if defined(CONFIG_SYS_PPC_E500_DEBUG_TLB) && !defined(MINIMAL_SPL) && \
|
||||||
|
!defined(CONFIG_SECURE_BOOT)
|
||||||
/*
|
/*
|
||||||
* TLB entry for debuggging in AS1
|
* TLB entry for debuggging in AS1
|
||||||
* Create temporary TLB entry in AS0 to handle debug exception
|
* Create temporary TLB entry in AS0 to handle debug exception
|
||||||
@ -488,12 +489,6 @@ nexti: mflr r1 /* R1 = our PC */
|
|||||||
0xffc00000, MAS3_SX|MAS3_SW|MAS3_SR, \
|
0xffc00000, MAS3_SX|MAS3_SW|MAS3_SR, \
|
||||||
0, r6
|
0, r6
|
||||||
|
|
||||||
#elif !defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SECURE_BOOT)
|
|
||||||
create_tlb1_entry CONFIG_SYS_PPC_E500_DEBUG_TLB, \
|
|
||||||
0, BOOKE_PAGESZ_1M, \
|
|
||||||
CONFIG_SYS_MONITOR_BASE, MAS2_I|MAS2_G, \
|
|
||||||
CONFIG_SYS_PBI_FLASH_WINDOW, MAS3_SX|MAS3_SW|MAS3_SR, \
|
|
||||||
0, r6
|
|
||||||
#else
|
#else
|
||||||
/*
|
/*
|
||||||
* TLB entry is created for IVPR + IVOR15 to map on valid OP code address
|
* TLB entry is created for IVPR + IVOR15 to map on valid OP code address
|
||||||
|
@ -10,6 +10,8 @@
|
|||||||
#ifdef CONFIG_SECURE_BOOT
|
#ifdef CONFIG_SECURE_BOOT
|
||||||
#if defined(CONFIG_FSL_CORENET)
|
#if defined(CONFIG_FSL_CORENET)
|
||||||
#define CONFIG_SYS_PBI_FLASH_BASE 0xc0000000
|
#define CONFIG_SYS_PBI_FLASH_BASE 0xc0000000
|
||||||
|
#elif defined(CONFIG_BSC9132QDS)
|
||||||
|
#define CONFIG_SYS_PBI_FLASH_BASE 0xc8000000
|
||||||
#else
|
#else
|
||||||
#define CONFIG_SYS_PBI_FLASH_BASE 0xce000000
|
#define CONFIG_SYS_PBI_FLASH_BASE 0xce000000
|
||||||
#endif
|
#endif
|
||||||
|
@ -759,6 +759,12 @@ Active powerpc mpc85xx - freescale bsc9132qds
|
|||||||
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SDCARD_DDRCLK133 BSC9132QDS:BSC9132QDS,SDCARD,SYS_CLK_100_DDR_133 Naveen Burmi <NaveenBurmi@freescale.com>
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SDCARD_DDRCLK133 BSC9132QDS:BSC9132QDS,SDCARD,SYS_CLK_100_DDR_133 Naveen Burmi <NaveenBurmi@freescale.com>
|
||||||
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SPIFLASH_DDRCLK100 BSC9132QDS:BSC9132QDS,SPIFLASH,SYS_CLK_100_DDR_100 Naveen Burmi <NaveenBurmi@freescale.com>
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SPIFLASH_DDRCLK100 BSC9132QDS:BSC9132QDS,SPIFLASH,SYS_CLK_100_DDR_100 Naveen Burmi <NaveenBurmi@freescale.com>
|
||||||
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SPIFLASH_DDRCLK133 BSC9132QDS:BSC9132QDS,SPIFLASH,SYS_CLK_100_DDR_133 Naveen Burmi <NaveenBurmi@freescale.com>
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SPIFLASH_DDRCLK133 BSC9132QDS:BSC9132QDS,SPIFLASH,SYS_CLK_100_DDR_133 Naveen Burmi <NaveenBurmi@freescale.com>
|
||||||
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_NOR_DDRCLK100_SECURE BSC9132QDS:BSC9132QDS,SYS_CLK_100_DDR_100,SECURE_BOOT Aneesh Bansal <aneesh.bansal@freescale.com>
|
||||||
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_NOR_DDRCLK133_SECURE BSC9132QDS:BSC9132QDS,SYS_CLK_100_DDR_133,SECURE_BOOT Aneesh Bansal <aneesh.bansal@freescale.com>
|
||||||
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SDCARD_DDRCLK100_SECURE BSC9132QDS:BSC9132QDS,SDCARD,SYS_CLK_100_DDR_100,SECURE_BOOT Aneesh Bansal <aneesh.bansal@freescale.com>
|
||||||
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SDCARD_DDRCLK133_SECURE BSC9132QDS:BSC9132QDS,SDCARD,SYS_CLK_100_DDR_133,SECURE_BOOT Aneesh Bansal <aneesh.bansal@freescale.com>
|
||||||
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SPIFLASH_DDRCLK100_SECURE BSC9132QDS:BSC9132QDS,SPIFLASH,SYS_CLK_100_DDR_100,SECURE_BOOT Aneesh Bansal <aneesh.bansal@freescale.com>
|
||||||
|
Active powerpc mpc85xx - freescale bsc9132qds BSC9132QDS_SPIFLASH_DDRCLK133_SECURE BSC9132QDS:BSC9132QDS,SPIFLASH,SYS_CLK_100_DDR_133,SECURE_BOOT Aneesh Bansal <aneesh.bansal@freescale.com>
|
||||||
Active powerpc mpc85xx - freescale c29xpcie C29XPCIE C29XPCIE:C29XPCIE,36BIT Po Liu <po.liu@freescale.com>
|
Active powerpc mpc85xx - freescale c29xpcie C29XPCIE C29XPCIE:C29XPCIE,36BIT Po Liu <po.liu@freescale.com>
|
||||||
Active powerpc mpc85xx - freescale c29xpcie C29XPCIE_NAND C29XPCIE:C29XPCIE,36BIT,NAND Po Liu <po.liu@freescale.com>
|
Active powerpc mpc85xx - freescale c29xpcie C29XPCIE_NAND C29XPCIE:C29XPCIE,36BIT,NAND Po Liu <po.liu@freescale.com>
|
||||||
Active powerpc mpc85xx - freescale c29xpcie C29XPCIE_SPIFLASH C29XPCIE:C29XPCIE,36BIT,SPIFLASH Po Liu <po.liu@freescale.com>
|
Active powerpc mpc85xx - freescale c29xpcie C29XPCIE_SPIFLASH C29XPCIE:C29XPCIE,36BIT,SPIFLASH Po Liu <po.liu@freescale.com>
|
||||||
|
@ -696,4 +696,6 @@ combinations. this should be removed later
|
|||||||
|
|
||||||
#define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND
|
#define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND
|
||||||
|
|
||||||
|
#include <asm/fsl_secure_boot.h>
|
||||||
|
|
||||||
#endif /* __CONFIG_H */
|
#endif /* __CONFIG_H */
|
||||||
|
Loading…
Reference in New Issue
Block a user