arm: octeontx2: Add dtsi/dts files for Octeon TX2 CN913x DB
This patch adds the dtsi/dts files needed to support the Marvell Octeon TX2 CN913x DB. This is only the base port with not all interfaces supported fully. Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
961ab07df6
commit
f29eaadeb5
|
@ -237,6 +237,12 @@ dtb-$(CONFIG_ARCH_MVEBU) += \
|
|||
armada-xp-maxbcm.dtb \
|
||||
armada-xp-synology-ds414.dtb \
|
||||
armada-xp-theadorable.dtb \
|
||||
cn9130-db-A.dtb \
|
||||
cn9130-db-B.dtb \
|
||||
cn9131-db-A.dtb \
|
||||
cn9131-db-B.dtb \
|
||||
cn9132-db-A.dtb \
|
||||
cn9132-db-B.dtb \
|
||||
cn9130-crb-A.dtb \
|
||||
cn9130-crb-B.dtb
|
||||
|
||||
|
|
|
@ -0,0 +1,55 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#include "cn9130-db.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9130 development board (CP NOR) setup(A)";
|
||||
|
||||
aliases {
|
||||
spi0 = &cp0_spi1;
|
||||
};
|
||||
};
|
||||
|
||||
/*
|
||||
* CP related configuration
|
||||
*/
|
||||
&cp0_pinctl {
|
||||
/* MPP Bus:
|
||||
* [0-11] RGMII1
|
||||
* [12] GPIO GE-IN
|
||||
* [13-16] SPI1
|
||||
* [17-27] NAND
|
||||
* [28] MSS_GPIO[5] XXX:(mode nr from a3900)
|
||||
* [29-30] SATA
|
||||
* [31] MSS_GPIO[4] XXX:(mode nr from a3900)
|
||||
* [32,34] SMI
|
||||
* [33] SDIO
|
||||
* [35-36] I2C1
|
||||
* [37-38] I2C0
|
||||
* [39-43] SDIOctrl
|
||||
* [44-55] RGMII2
|
||||
* [56-62] SDIO
|
||||
*/
|
||||
|
||||
/* 0 1 2 3 4 5 6 7 8 9 */
|
||||
pin-func = < 3 3 3 3 3 3 3 3 3 3
|
||||
3 3 0 3 3 3 3 1 1 1
|
||||
1 1 1 1 1 1 1 1 3 9
|
||||
9 3 7 6 7 2 2 2 2 1
|
||||
1 1 1 1 1 1 1 1 1 1
|
||||
1 1 1 1 1 1 0xe 0xe 0xe 0xe
|
||||
0xe 0xe 0xe>;
|
||||
};
|
||||
|
||||
/* U54 */
|
||||
&cp0_nand {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
/* U55 */
|
||||
&cp0_spi1 {
|
||||
status = "okay";
|
||||
};
|
|
@ -0,0 +1,51 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#include "cn9130-db.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9130 development board (CP NAND) setup(B)";
|
||||
};
|
||||
|
||||
/*
|
||||
* CP related configuration
|
||||
*/
|
||||
&cp0_pinctl {
|
||||
/* MPP Bus:
|
||||
* [0-11] RGMII1
|
||||
* [12] GPIO GE-IN
|
||||
* [13-14] SPI1
|
||||
* [15-27] NAND
|
||||
* [28] MSS_GPIO[5] XXX:(mode nr from a3900)
|
||||
* [29-30] SATA
|
||||
* [31] MSS_GPIO[4] XXX:(mode nr from a3900)
|
||||
* [32,34] SMI
|
||||
* [33] SDIO
|
||||
* [35-36] I2C1
|
||||
* [37-38] I2C0
|
||||
* [39-43] SDIOctrl
|
||||
* [44-55] RGMII2
|
||||
* [56-62] SDIO
|
||||
*/
|
||||
|
||||
/* 0 1 2 3 4 5 6 7 8 9 */
|
||||
pin-func = < 3 3 3 3 3 3 3 3 3 3
|
||||
3 3 0 2 3 1 1 1 1 1
|
||||
1 1 1 1 1 1 1 1 3 9
|
||||
9 3 7 6 7 2 2 2 2 1
|
||||
1 1 1 1 1 1 1 1 1 1
|
||||
1 1 1 1 1 1 0xe 0xe 0xe 0xe
|
||||
0xe 0xe 0xe>;
|
||||
};
|
||||
|
||||
/* U54 */
|
||||
&cp0_nand {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* U55 */
|
||||
&cp0_spi1 {
|
||||
status = "disabled";
|
||||
};
|
|
@ -0,0 +1,44 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
/ {
|
||||
/* This should go only into devel boards */
|
||||
compatible = "marvell,cp110";
|
||||
sar {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
sar_fields {
|
||||
compatible = "marvell,sample-at-reset";
|
||||
reg = <0x4c 0x4e>;
|
||||
chip_count = <2>;
|
||||
bit_width = <5>;
|
||||
freq {
|
||||
key = "freq";
|
||||
description = "CPU/DDR and PIDI frequencies";
|
||||
start-bit = <0>;
|
||||
bit-length = <4>;
|
||||
option-cnt = <3>;
|
||||
options = "0x0", "CPU/DDR = 0x0: 2000/1200 Mhz, PIDI = 0: 1Ghz",
|
||||
"0x2", "CPU/DDR = 0x6: 2200/1200 Mhz, PIDI = 0: 1Ghz",
|
||||
"0x4", "CPU/DDR = 0xD: 1600/1200 Mhz, PIDI = 0: 1Ghz";
|
||||
default = <0x2>;
|
||||
status = "okay";
|
||||
};
|
||||
boot_mode {
|
||||
key = "boot_mode";
|
||||
description = "Boot mode options";
|
||||
start-bit = <4>;
|
||||
bit-length = <6>;
|
||||
option-cnt = <4>;
|
||||
options = "0xE", "CP0_NAND PIDI BW-8bit, PS-4KB, ECC-4bit\t(supported configuration: B)",
|
||||
"0xF", "CP0_NAND PIDI BW-8bit, PS-4KB, ECC-8bit\t(supported configuration: B)",
|
||||
"0x2A", "AP_EMMC",
|
||||
"0x32", "CP1_SPI_1 24bits";
|
||||
default = <0x32>;
|
||||
status = "okay";
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
|
@ -0,0 +1,316 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#include "cn9130.dtsi" /* include SoC device tree */
|
||||
#include "cn9130-db-dev-info.dtsi"
|
||||
|
||||
/ {
|
||||
model = "DB-CN-9130";
|
||||
compatible = "marvell,cn9130-db", "marvell,cn91xx", "marvell,cn9030-vd",
|
||||
"marvell,cn9030", "marvell,armada-ap806-quad",
|
||||
"marvell,armada-ap806";
|
||||
|
||||
chosen {
|
||||
stdout-path = "serial0:115200n8";
|
||||
};
|
||||
|
||||
aliases {
|
||||
i2c0 = &cp0_i2c0;
|
||||
gpio0 = &ap_gpio0;
|
||||
gpio1 = &cp0_gpio0;
|
||||
gpio2 = &cp0_gpio1;
|
||||
};
|
||||
|
||||
memory@00000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
cp0 {
|
||||
config-space {
|
||||
i2c@701000 {
|
||||
/* U36 */
|
||||
expander0: pca953x@21 {
|
||||
compatible = "nxp,pca9555";
|
||||
#gpio-cells = <2>;
|
||||
reg = <0x21>;
|
||||
status = "okay";
|
||||
};
|
||||
};
|
||||
sdhci@780000 {
|
||||
vqmmc-supply = <&cp0_reg_sd_vccq>;
|
||||
vmmc-supply = <&cp0_reg_sd_vcc>;
|
||||
};
|
||||
|
||||
ap_reg_mmc_vccq: ap_mmc_vccq@0 {
|
||||
compatible = "regulator-gpio";
|
||||
regulator-name = "ap_mmc_vccq";
|
||||
regulator-min-microvolt = <1800000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
gpios = <&expander0 8 GPIO_ACTIVE_HIGH>;
|
||||
states = <1800000 0x1
|
||||
3300000 0x0>;
|
||||
};
|
||||
cp0_reg_usb3_vbus0: cp0_usb3_vbus@0 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-name = "cp0-xhci0-vbus";
|
||||
regulator-min-microvolt = <5000000>;
|
||||
regulator-max-microvolt = <5000000>;
|
||||
startup-delay-us = <100000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&expander0 0 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
|
||||
cp0_reg_usb3_vbus1: cp0_usb3_vbus@1 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-name = "cp0-xhci1-vbus";
|
||||
regulator-min-microvolt = <5000000>;
|
||||
regulator-max-microvolt = <5000000>;
|
||||
startup-delay-us = <100000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&expander0 1 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
cp0_reg_sd_vccq: cp0_sd_vccq@0 {
|
||||
compatible = "regulator-gpio";
|
||||
regulator-name = "cp0_sd_vccq";
|
||||
regulator-min-microvolt = <1800000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
gpios = <&expander0 15 GPIO_ACTIVE_HIGH>;
|
||||
states = <1800000 0x1
|
||||
3300000 0x0>;
|
||||
};
|
||||
cp0_reg_sd_vcc: cp0_sd_vcc@0 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-name = "cp0_sd_vcc";
|
||||
regulator-min-microvolt = <3300000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
gpio = <&expander0 14 GPIO_ACTIVE_HIGH>;
|
||||
enable-active-high;
|
||||
regulator-always-on;
|
||||
};
|
||||
cp0_reg_usb3_current_lim0:cp0_usb3_current_limiter@0 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-min-microamp = <900000>;
|
||||
regulator-max-microamp = <900000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&expander0 4 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
|
||||
cp0_reg_usb3_current_lim1: cp0_usb3_current_limiter@1 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-min-microamp = <900000>;
|
||||
regulator-max-microamp = <900000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&expander0 5 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/*
|
||||
* AP related configuration
|
||||
*/
|
||||
&ap_pinctl {
|
||||
/* MPP Bus:
|
||||
* SDIO [0-10, 12]
|
||||
* UART0 [11,19]
|
||||
*/
|
||||
/* 0 1 2 3 4 5 6 7 8 9 */
|
||||
pin-func = < 1 1 1 1 1 1 1 1 1 1
|
||||
1 3 1 0 0 0 0 0 0 3 >;
|
||||
};
|
||||
|
||||
/* on-board eMMC - U9 */
|
||||
&ap_sdhci0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&ap_emmc_pins>;
|
||||
vqmmc-supply = <&ap_reg_mmc_vccq>;
|
||||
bus-width = <8>;
|
||||
mmc-ddr-1_8v;
|
||||
mmc-hs400-1_8v;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/*
|
||||
* CP related configuration
|
||||
*/
|
||||
&cp0_pinctl {
|
||||
cp0_nand_pins: cp0-nand-pins {
|
||||
marvell,pins = <15 16 17 18 19 20 21 22 23 24 25 26 27 >;
|
||||
marvell,function = <1>;
|
||||
};
|
||||
cp0_nand_rb: cp0-nand-rb {
|
||||
marvell,pins = < 13 >;
|
||||
marvell,function = <2>;
|
||||
};
|
||||
};
|
||||
|
||||
/*
|
||||
* CP0
|
||||
*/
|
||||
&cp0_i2c0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp0_i2c0_pins>;
|
||||
status = "okay";
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
&cp0_i2c1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* CON 28 */
|
||||
&cp0_sdhci0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp0_sdhci_pins>;
|
||||
bus-width = <4>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* U54 */
|
||||
&cp0_nand {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp0_nand_pins &cp0_nand_rb>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
/* U55 */
|
||||
&cp0_spi1 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp0_spi0_pins>;
|
||||
reg = <0x700680 0x50>, /* control */
|
||||
<0x2000000 0x1000000>, /* CS0 */
|
||||
<0 0xffffffff>, /* CS1 */
|
||||
<0 0xffffffff>, /* CS2 */
|
||||
<0 0xffffffff>; /* CS3 */
|
||||
status = "disabled";
|
||||
|
||||
spi-flash@0 {
|
||||
#address-cells = <0x1>;
|
||||
#size-cells = <0x1>;
|
||||
compatible = "jedec,spi-nor", "spi-flash";
|
||||
reg = <0x0>;
|
||||
/* On-board MUX does not allow higher frequencies */
|
||||
spi-max-frequency = <40000000>;
|
||||
|
||||
partitions {
|
||||
compatible = "fixed-partitions";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
partition@0 {
|
||||
label = "U-Boot";
|
||||
reg = <0x0 0x200000>;
|
||||
};
|
||||
|
||||
partition@400000 {
|
||||
label = "Filesystem";
|
||||
reg = <0x200000 0xe00000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&cp0_comphy {
|
||||
phy0 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
|
||||
phy1 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
|
||||
phy2 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
|
||||
phy3 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
|
||||
phy4 {
|
||||
phy-type = <COMPHY_TYPE_SFI0>;
|
||||
phy-speed = <COMPHY_SPEED_10_3125G>;
|
||||
};
|
||||
|
||||
phy5 {
|
||||
phy-type = <COMPHY_TYPE_SATA1>;
|
||||
};
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON6 */
|
||||
&cp0_pcie0 {
|
||||
num-lanes = <4>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&cp0_mdio {
|
||||
status = "okay";
|
||||
phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
};
|
||||
phy1: ethernet-phy@1 {
|
||||
reg = <1>;
|
||||
};
|
||||
};
|
||||
|
||||
&cp0_ethernet {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON9 */
|
||||
&cp0_eth0 {
|
||||
status = "okay";
|
||||
phy-mode = "sfi";
|
||||
};
|
||||
|
||||
/* CON56 */
|
||||
&cp0_eth1 {
|
||||
status = "okay";
|
||||
phy = <&phy0>;
|
||||
phy-mode = "rgmii-id";
|
||||
};
|
||||
|
||||
/* CON57 */
|
||||
&cp0_eth2 {
|
||||
status = "okay";
|
||||
phy = <&phy1>;
|
||||
phy-mode = "rgmii-id";
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON2 */
|
||||
&cp0_sata0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp0_utmi0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp0_utmi1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp0_usb3_0 {
|
||||
status = "okay";
|
||||
vbus-supply = <&cp0_reg_usb3_vbus0>;
|
||||
current-limiter = <&cp0_reg_usb3_current_lim0>;
|
||||
vbus-disable-delay = <500>;
|
||||
};
|
||||
|
||||
&cp0_usb3_1 {
|
||||
status = "okay";
|
||||
vbus-supply = <&cp0_reg_usb3_vbus1>;
|
||||
current-limiter = <&cp0_reg_usb3_current_lim1>;
|
||||
vbus-disable-delay = <500>;
|
||||
};
|
||||
|
||||
&cp0_pcie0 {
|
||||
status = "okay";
|
||||
};
|
|
@ -0,0 +1,54 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#include "cn9130-db-A.dts"
|
||||
#include "cn9131-db.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9131 development board (CP NOR) setup(A)";
|
||||
compatible = "marvell,cn9131-db", "marvell,armada-ap806-quad",
|
||||
"marvell,armada-ap806";
|
||||
};
|
||||
|
||||
&cp1_comphy {
|
||||
/* Serdes Configuration:
|
||||
* Lane 0: PCIe0 (x2)
|
||||
* Lane 1: PCIe0 (x2)
|
||||
* Lane 2: unconnected
|
||||
* Lane 3: USB1
|
||||
* Lane 4: SFP (port 0)
|
||||
* Lane 5: SATA1
|
||||
*/
|
||||
phy0 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
phy1 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
phy2 {
|
||||
phy-type = <COMPHY_TYPE_UNCONNECTED>;
|
||||
};
|
||||
phy3 {
|
||||
phy-type = <COMPHY_TYPE_USB3_HOST1>;
|
||||
};
|
||||
phy4 {
|
||||
phy-type = <COMPHY_TYPE_SFI0>;
|
||||
phy-speed = <COMPHY_SPEED_10_3125G>;
|
||||
};
|
||||
phy5 {
|
||||
phy-type = <COMPHY_TYPE_SATA1>;
|
||||
};
|
||||
};
|
||||
|
||||
&cp1_ethernet {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* CON50 */
|
||||
&cp1_eth0 {
|
||||
status = "okay";
|
||||
phy-mode = "sfi"; /* lane-4 */
|
||||
marvell,sfp-tx-disable-gpio = <&cp1_gpio0 9 GPIO_ACTIVE_HIGH>;
|
||||
};
|
|
@ -0,0 +1,69 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#include "cn9130-db-B.dts"
|
||||
#include "cn9131-db.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9131 development board (CP NAND) setup(B)";
|
||||
compatible = "marvell,cn9131-db", "marvell,armada-ap806-quad",
|
||||
"marvell,armada-ap806";
|
||||
};
|
||||
|
||||
&cp1_comphy {
|
||||
/* Serdes Configuration:
|
||||
* Lane 0: PCIe0 (x2)
|
||||
* Lane 1: PCIe0 (x2)
|
||||
* Lane 2: SFI (port 0)
|
||||
* Lane 3: USB1
|
||||
* Lane 4: SGMII (port 1)
|
||||
* Lane 5: SATA1
|
||||
*/
|
||||
phy0 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
phy1 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
phy2 {
|
||||
phy-type = <COMPHY_TYPE_SFI0>;
|
||||
phy-speed = <COMPHY_SPEED_10_3125G>;
|
||||
};
|
||||
phy3 {
|
||||
phy-type = <COMPHY_TYPE_USB3_HOST1>;
|
||||
};
|
||||
phy4 {
|
||||
phy-type = <COMPHY_TYPE_SGMII1>;
|
||||
phy-speed = <COMPHY_SPEED_1_25G>;
|
||||
};
|
||||
phy5 {
|
||||
phy-type = <COMPHY_TYPE_SATA1>;
|
||||
};
|
||||
};
|
||||
|
||||
&cp1_ethernet {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* 3310 RJ45 CON55 */
|
||||
&cp1_eth0 {
|
||||
status = "okay";
|
||||
phy-mode = "sfi"; /* lane-2 */
|
||||
phy = <&sfi_phy8>; /* required by 3310 fw download */
|
||||
};
|
||||
|
||||
/* CON50 */
|
||||
&cp1_eth1 {
|
||||
status = "okay";
|
||||
phy-mode = "sgmii"; /* lane-4 */
|
||||
marvell,sfp-tx-disable-gpio = <&cp1_gpio0 9 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
|
||||
&cp1_xmdio {
|
||||
status = "okay";
|
||||
sfi_phy8: ethernet-phy@8 {
|
||||
reg = <8>;
|
||||
};
|
||||
};
|
|
@ -0,0 +1,166 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#undef CP110_NAME
|
||||
#undef CP110_NUM
|
||||
#undef CP110_PCIE_MEM_SIZE
|
||||
#undef CP110_PCIEx_CPU_MEM_BASE
|
||||
#undef CP110_PCIEx_BUS_MEM_BASE
|
||||
|
||||
/* CP110-1 Settings */
|
||||
#define CP110_NAME cp1
|
||||
#define CP110_NUM 1
|
||||
#define CP110_PCIE_MEM_SIZE(iface) (0xf00000)
|
||||
#define CP110_PCIEx_CPU_MEM_BASE(iface) (0xe2000000 + (iface) * 0x1000000)
|
||||
#define CP110_PCIEx_BUS_MEM_BASE(iface) (CP110_PCIEx_CPU_MEM_BASE(iface))
|
||||
|
||||
#include "armada-cp110.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9131 development board";
|
||||
compatible = "marvell,cn9131-db";
|
||||
|
||||
aliases {
|
||||
gpio3 = &cp1_gpio0;
|
||||
gpio4 = &cp1_gpio1;
|
||||
};
|
||||
|
||||
cp1 {
|
||||
config-space {
|
||||
cp1_reg_usb3_vbus0: cp1_usb3_vbus@0 {
|
||||
compatible = "regulator-fixed";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp1_xhci0_vbus_pins>;
|
||||
regulator-name = "cp1-xhci0-vbus";
|
||||
regulator-min-microvolt = <5000000>;
|
||||
regulator-max-microvolt = <5000000>;
|
||||
startup-delay-us = <100000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&cp1_gpio0 3 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
cp1_reg_usb3_current_lim0: cp1_usb3_current_limiter@0 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-min-microamp = <900000>;
|
||||
regulator-max-microamp = <900000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&cp1_gpio0 2 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
cp1_pcie_reset_pins: cp1-pcie-reset-pins {
|
||||
marvell,pins = <0>;
|
||||
marvell,function = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&cp1_i2c0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp1_i2c0_pins>;
|
||||
status = "okay";
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
/* CON40 */
|
||||
&cp1_pcie0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp1_pcie_reset_pins>;
|
||||
marvell,reset-gpio = <&cp1_gpio0 0 GPIO_ACTIVE_LOW>;
|
||||
status = "okay";
|
||||
num-lanes = <2>;
|
||||
/* non-prefetchable memory */
|
||||
ranges = <0x82000000 0 0xe2000000 0 0xe2000000 0 0xf00000>;
|
||||
};
|
||||
|
||||
&cp1_pinctl {
|
||||
compatible = "marvell,mvebu-pinctrl",
|
||||
"marvell,cp115-standalone-pinctrl";
|
||||
bank-name ="cp1-110";
|
||||
|
||||
/* MPP Bus:
|
||||
* [0-12] GPIO
|
||||
* [13-16] SPI1
|
||||
* [17-27] GPIO (Default)
|
||||
* [28] SATA1_PRESENT_ACTIVEn
|
||||
* [29-34] GPIO (Default)
|
||||
* [35-36] xSMI
|
||||
* [37-38] I2C0
|
||||
* [39-62] GPIO
|
||||
*/
|
||||
/* 0 1 2 3 4 5 6 7 8 9 */
|
||||
pin-func = < 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
|
||||
0x0 0x0 0x0 0x3 0x3 0x3 0x3 0x0 0x0 0x0
|
||||
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x9 0x0
|
||||
0x0 0x0 0x0 0x0 0x0 0x7 0x7 0x2 0x2 0x0
|
||||
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
|
||||
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
|
||||
0x0 0x0 0x0 >;
|
||||
|
||||
cp1_i2c0_pins: cp1-i2c-pins-0 {
|
||||
marvell,pins = < 37 38 >;
|
||||
marvell,function = <2>;
|
||||
};
|
||||
cp1_spi0_pins: cp1-spi-pins-0 {
|
||||
marvell,pins = < 13 14 15 16 >;
|
||||
marvell,function = <3>;
|
||||
};
|
||||
cp1_xhci0_vbus_pins: cp1-xhci0-vbus-pins {
|
||||
marvell,pins = <3>;
|
||||
marvell,function = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
/* CON32 */
|
||||
&cp1_sata0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* U24 */
|
||||
&cp1_spi1 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp1_spi0_pins>;
|
||||
reg = <0x700680 0x50>, /* control */
|
||||
<0x2000000 0x1000000>, /* CS0 */
|
||||
<0 0xffffffff>, /* CS1 */
|
||||
<0 0xffffffff>, /* CS2 */
|
||||
<0 0xffffffff>; /* CS3 */
|
||||
status = "okay";
|
||||
|
||||
spi-flash@0 {
|
||||
#address-cells = <0x1>;
|
||||
#size-cells = <0x1>;
|
||||
compatible = "jedec,spi-nor", "spi-flash";
|
||||
reg = <0x0>;
|
||||
/* On-board MUX does not allow higher frequencies */
|
||||
spi-max-frequency = <40000000>;
|
||||
|
||||
partitions {
|
||||
compatible = "fixed-partitions";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
partition@0 {
|
||||
label = "U-Boot";
|
||||
reg = <0x0 0x200000>;
|
||||
};
|
||||
|
||||
partition@400000 {
|
||||
label = "Filesystem";
|
||||
reg = <0x200000 0xe00000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
/* CON58 */
|
||||
&cp1_usb3_1 {
|
||||
vbus-supply = <&cp1_reg_usb3_vbus0>;
|
||||
current-limiter = <&cp1_reg_usb3_current_lim0>;
|
||||
vbus-disable-delay = <500>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp1_utmi1 {
|
||||
status = "okay";
|
||||
};
|
|
@ -0,0 +1,13 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#include "cn9131-db-A.dts"
|
||||
#include "cn9132-db.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9132 development board (CP NOR) setup(A)";
|
||||
compatible = "marvell,cn9132-db", "marvell,armada-ap806-quad",
|
||||
"marvell,armada-ap806";
|
||||
};
|
|
@ -0,0 +1,13 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#include "cn9131-db-B.dts"
|
||||
#include "cn9132-db.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9132 development board (CP NAND) setup(B)";
|
||||
compatible = "marvell,cn9132-db-B", "marvell,armada-ap806-quad",
|
||||
"marvell,armada-ap806";
|
||||
};
|
|
@ -0,0 +1,217 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#undef CP110_NAME
|
||||
#undef CP110_NUM
|
||||
#undef CP110_PCIE_MEM_SIZE
|
||||
#undef CP110_PCIEx_CPU_MEM_BASE
|
||||
#undef CP110_PCIEx_BUS_MEM_BASE
|
||||
|
||||
/* CP110-2 Settings */
|
||||
#define CP110_NAME cp2
|
||||
#define CP110_NUM 2
|
||||
#define CP110_PCIE_MEM_SIZE(iface) (0xf00000)
|
||||
#define CP110_PCIEx_CPU_MEM_BASE(iface) (0xe5000000 + (iface) * 0x1000000)
|
||||
#define CP110_PCIEx_BUS_MEM_BASE(iface) (CP110_PCIEx_CPU_MEM_BASE(iface))
|
||||
|
||||
#include "armada-cp110.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Marvell CN9132 development board";
|
||||
compatible = "marvell,cn9132-db";
|
||||
|
||||
aliases {
|
||||
gpio5 = &cp2_gpio0;
|
||||
gpio6 = &cp2_gpio1;
|
||||
};
|
||||
|
||||
cp2 {
|
||||
config-space {
|
||||
sdhci@780000 {
|
||||
vqmmc-supply = <&cp2_reg_sd_vccq>;
|
||||
};
|
||||
|
||||
cp2_reg_usb3_vbus0: cp2_usb3_vbus@0 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-name = "cp2-xhci0-vbus";
|
||||
regulator-min-microvolt = <5000000>;
|
||||
regulator-max-microvolt = <5000000>;
|
||||
startup-delay-us = <100000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&cp2_gpio0 2 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
|
||||
cp2_reg_usb3_vbus1: cp2_usb3_vbus@1 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-name = "cp2-xhci1-vbus";
|
||||
regulator-min-microvolt = <5000000>;
|
||||
regulator-max-microvolt = <5000000>;
|
||||
startup-delay-us = <100000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&cp2_gpio0 3 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
cp2_reg_sd_vccq: cp2_sd_vccq@0 {
|
||||
compatible = "regulator-gpio";
|
||||
regulator-name = "cp2_sd_vcc";
|
||||
regulator-min-microvolt = <1800000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
/* cp2_mpp49 */
|
||||
gpios = <&cp2_gpio1 17 GPIO_ACTIVE_HIGH>;
|
||||
states = <1800000 0x1
|
||||
3300000 0x0>;
|
||||
};
|
||||
cp2_reg_usb3_current_lim0: cp2_usb3_current_limiter@0 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-min-microamp = <900000>;
|
||||
regulator-max-microamp = <900000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&cp2_gpio0 0 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
|
||||
cp2_reg_usb3_current_lim1: cp2_usb3_current_limiter@1 {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-min-microamp = <900000>;
|
||||
regulator-max-microamp = <900000>;
|
||||
regulator-force-boot-off;
|
||||
gpio = <&cp2_gpio0 1 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&cp2_i2c0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp2_i2c0_pins>;
|
||||
status = "okay";
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
&cp2_pinctl {
|
||||
compatible = "marvell,mvebu-pinctrl",
|
||||
"marvell,cp115-standalone-pinctrl";
|
||||
bank-name ="cp2-110";
|
||||
|
||||
/* MPP Bus:
|
||||
* [0-26] GPIO
|
||||
* [27] SATA0_PRESENT_ACTIVEn
|
||||
* [28] SATA1_PRESENT_ACTIVEn
|
||||
* [29-31, 33] GPIO (Default)
|
||||
* [32,34] SMI
|
||||
* [37-38] I2C0
|
||||
* [39-53] GPIO
|
||||
* [54] SD_CRD_RSTn (out)
|
||||
* [55] SD_CRD_DT (in)
|
||||
* [56-62] SDIO
|
||||
*/
|
||||
/* 0 1 2 3 4 5 6 7 8 9 */
|
||||
pin-func = < 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
|
||||
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
|
||||
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x9 0x9 0x0
|
||||
0x0 0x0 0x8 0x0 0x8 0x0 0x0 0x2 0x2 0x0
|
||||
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
|
||||
0x0 0x0 0x0 0x0 0xa 0xb 0xe 0xe 0xe 0xe
|
||||
0xe 0xe 0xe >;
|
||||
|
||||
cp2_i2c0_pins: cp2-i2c-pins-0 {
|
||||
marvell,pins = < 37 38 >;
|
||||
marvell,function = <2>;
|
||||
};
|
||||
|
||||
cp2_sdhci_pins: cp2-sdhi-pins-0 {
|
||||
marvell,pins = < 56 57 58 59 60 61 >;
|
||||
marvell,function = <14>;
|
||||
};
|
||||
};
|
||||
|
||||
&cp2_usb3_0 {
|
||||
status = "okay";
|
||||
vbus-supply = <&cp2_reg_usb3_vbus0>;
|
||||
current-limiter = <&cp2_reg_usb3_current_lim0>;
|
||||
vbus-disable-delay = <500>;
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON11 */
|
||||
&cp2_usb3_1 {
|
||||
status = "okay";
|
||||
vbus-supply = <&cp2_reg_usb3_vbus1>;
|
||||
current-limiter = <&cp2_reg_usb3_current_lim1>;
|
||||
vbus-disable-delay = <500>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp2_utmi0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp2_utmi1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp2_comphy {
|
||||
phy0 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
|
||||
phy1 {
|
||||
phy-type = <COMPHY_TYPE_PEX0>;
|
||||
};
|
||||
|
||||
phy2 {
|
||||
phy-type = <COMPHY_TYPE_SATA0>;
|
||||
};
|
||||
|
||||
phy3 {
|
||||
phy-type = <COMPHY_TYPE_USB3_HOST1>;
|
||||
};
|
||||
|
||||
phy4 {
|
||||
phy-type = <COMPHY_TYPE_SFI0>;
|
||||
phy-speed = <COMPHY_SPEED_10_3125G>;
|
||||
};
|
||||
|
||||
phy5 {
|
||||
phy-type = <COMPHY_TYPE_PEX2>;
|
||||
};
|
||||
};
|
||||
|
||||
&cp2_ethernet {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON9 */
|
||||
&cp2_eth0 {
|
||||
status = "okay";
|
||||
phy-mode = "sfi";
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON6 */
|
||||
&cp2_pcie0 {
|
||||
/* non-prefetchable memory */
|
||||
ranges =<0x82000000 0 0xe5000000 0 0xe5000000 0 0x1000000>;
|
||||
num-lanes = <2>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON8 */
|
||||
&cp2_pcie2 {
|
||||
num-lanes = <1>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cp2_pinctl {
|
||||
};
|
||||
|
||||
/* SLM-1521-V2, CON4 */
|
||||
&cp2_sata0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* CON 2 on SLM-1683 - microSD */
|
||||
&cp2_sdhci0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cp2_sdhci_pins>;
|
||||
bus-width = <4>;
|
||||
status = "okay";
|
||||
};
|
Loading…
Reference in New Issue