mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 01:18:52 +09:00
ARM: UniPhier: enable I2C input pins for PH1-sLD8
To use I2C controllers on PH1-sLD8, the bit 10 (SCL0/SDA0) and bit 11 (SCL1/SDA1) of IECTRL register must be set. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
This commit is contained in:
parent
6c45ef4b94
commit
ee470645d1
@ -26,6 +26,15 @@ void pin_init(void)
|
|||||||
sg_set_pinsel(111, 1); /* SBI0 -> RXD3 */
|
sg_set_pinsel(111, 1); /* SBI0 -> RXD3 */
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#ifdef CONFIG_SYS_I2C_UNIPHIER
|
||||||
|
{
|
||||||
|
u32 tmp;
|
||||||
|
tmp = readl(SG_IECTRL);
|
||||||
|
tmp |= 0xc00; /* enable SCL0, SDA0, SCL1, SDA1 */
|
||||||
|
writel(tmp, SG_IECTRL);
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_NAND_DENALI
|
#ifdef CONFIG_NAND_DENALI
|
||||||
sg_set_pinsel(15, 0); /* XNFRE_GB -> XNFRE_GB */
|
sg_set_pinsel(15, 0); /* XNFRE_GB -> XNFRE_GB */
|
||||||
sg_set_pinsel(16, 0); /* XNFWE_GB -> XNFWE_GB */
|
sg_set_pinsel(16, 0); /* XNFWE_GB -> XNFWE_GB */
|
||||||
|
Loading…
Reference in New Issue
Block a user