brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-09-27 23:20:26 +09:00
Code Issues Projects Releases Wiki Activity

MIPS: allow override of flush_dcache_range()

Browse Source 
Useful in custom HW designs which have a need to flush dcache
range in a completely non standard way.

Signed-off-by: Alex Nemirovsky <alex.nemirovsky@cortina-access.com>
This commit is contained in:
Alex Nemirovsky 2019-12-23 20:19:20 +00:00 committed by Daniel Schwierzeck
parent dfd5321bec
commit ebdc278954
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/mips/lib/cache.c
View File

@ -141,7 +141,7 @@ ops_done:
instruction_hazard_barrier();
}
void flush_dcache_range(ulong start_addr, ulong stop)
void __weak flush_dcache_range(ulong start_addr, ulong stop)
{
unsigned long lsize = dcache_line_size();
unsigned long slsize = scache_line_size();