mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 11:46:17 +09:00
ARM: DRA7: emif: Fix updating of refresh ctrl shadow
On DRA7, refresh ctrl shadow should be updated with the final value. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Reviewed-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
parent
871ca263ab
commit
de09547478
|
@ -163,7 +163,11 @@ void emif_update_timings(u32 base, const struct emif_regs *regs)
|
||||||
{
|
{
|
||||||
struct emif_reg_struct *emif = (struct emif_reg_struct *)base;
|
struct emif_reg_struct *emif = (struct emif_reg_struct *)base;
|
||||||
|
|
||||||
writel(regs->ref_ctrl, &emif->emif_sdram_ref_ctrl_shdw);
|
if (!is_dra7xx())
|
||||||
|
writel(regs->ref_ctrl, &emif->emif_sdram_ref_ctrl_shdw);
|
||||||
|
else
|
||||||
|
writel(regs->ref_ctrl_final, &emif->emif_sdram_ref_ctrl_shdw);
|
||||||
|
|
||||||
writel(regs->sdram_tim1, &emif->emif_sdram_tim_1_shdw);
|
writel(regs->sdram_tim1, &emif->emif_sdram_tim_1_shdw);
|
||||||
writel(regs->sdram_tim2, &emif->emif_sdram_tim_2_shdw);
|
writel(regs->sdram_tim2, &emif->emif_sdram_tim_2_shdw);
|
||||||
writel(regs->sdram_tim3, &emif->emif_sdram_tim_3_shdw);
|
writel(regs->sdram_tim3, &emif->emif_sdram_tim_3_shdw);
|
||||||
|
|
Loading…
Reference in New Issue
Block a user