brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-09-28 23:50:26 +09:00
Code Issues Projects Releases Wiki Activity

Fix bad register definitions for LTX971 PHY on MPC85xx boards.

Browse Source 
Patch by Gerhard Jaeger, 21 Jun 2005
This commit is contained in:
Wolfgang Denk 2006-03-12 18:06:37 +01:00
parent 0a3471fc78
commit d8169c9f3b
2 changed files with 9 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
CHANGELOG
View File

@ -2,6 +2,9 @@
Changes since U-Boot 1.1.4:
======================================================================
* Fix bad register definitions for LTX971 PHY on MPC85xx boards.
Patch by Gerhard Jaeger, 21 Jun 2005
* Add netconsole and some more commands to RPXlite_DW board
Patch by Sam Song, 19 Jun 2005

12
drivers/tsec.h
View File

@ -161,12 +161,12 @@
#define MIIM_DM9161_10BTCSR_INIT 0x7800
/* LXT971 Status 2 registers */
#define MIIM_LXT971_SR2 17 /* Status Register 2 */
#define MIIM_LXT971_SR2_SPEED_MASK 0xf000
#define MIIM_LXT971_SR2_10HDX 0x1000 /* 10 Mbit half duplex selected */
#define MIIM_LXT971_SR2_10FDX 0x2000 /* 10 Mbit full duplex selected */
#define MIIM_LXT971_SR2_100HDX 0x4000 /* 100 Mbit half duplex selected */
#define MIIM_LXT971_SR2_100FDX 0x8000 /* 100 Mbit full duplex selected */
#define MIIM_LXT971_SR2 0x11 /* Status Register 2 */
#define MIIM_LXT971_SR2_SPEED_MASK 0x4200
#define MIIM_LXT971_SR2_10HDX 0x0000 /* 10 Mbit half duplex selected */
#define MIIM_LXT971_SR2_10FDX 0x0200 /* 10 Mbit full duplex selected */
#define MIIM_LXT971_SR2_100HDX 0x4000 /* 100 Mbit half duplex selected */
#define MIIM_LXT971_SR2_100FDX 0x4200 /* 100 Mbit full duplex selected */
#define MIIM_READ_COMMAND 0x00000001