mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-30 08:30:50 +09:00
rockchip: clk: rk3399: accept all assigned-clocks from the 'cru'-node
The RK3399 CRU-node assigns rates to a number of clocks that are not implemented in the RK3399 clock-driver (but which have been sufficiently initialised from rkclk_init()): for these clocks, we simply ignore the set_rate() operation and return 0 to signal success. Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Tested-by: David Wu <david.wu@rock-chips.com> Series-changes: 2 - Fixed David's email address.
This commit is contained in:
parent
f4fcba5c5b
commit
d2f1f1abaf
@ -883,6 +883,24 @@ static ulong rk3399_clk_set_rate(struct clk *clk, ulong rate)
|
|||||||
switch (clk->id) {
|
switch (clk->id) {
|
||||||
case 0 ... 63:
|
case 0 ... 63:
|
||||||
return 0;
|
return 0;
|
||||||
|
|
||||||
|
case ACLK_PERIHP:
|
||||||
|
case HCLK_PERIHP:
|
||||||
|
case PCLK_PERIHP:
|
||||||
|
return 0;
|
||||||
|
|
||||||
|
case ACLK_PERILP0:
|
||||||
|
case HCLK_PERILP0:
|
||||||
|
case PCLK_PERILP0:
|
||||||
|
return 0;
|
||||||
|
|
||||||
|
case ACLK_CCI:
|
||||||
|
return 0;
|
||||||
|
|
||||||
|
case HCLK_PERILP1:
|
||||||
|
case PCLK_PERILP1:
|
||||||
|
return 0;
|
||||||
|
|
||||||
case HCLK_SDMMC:
|
case HCLK_SDMMC:
|
||||||
case SCLK_SDMMC:
|
case SCLK_SDMMC:
|
||||||
case SCLK_EMMC:
|
case SCLK_EMMC:
|
||||||
|
Loading…
Reference in New Issue
Block a user