mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-05 02:50:44 +09:00
powerpc/85xx:Fix NAND code base to support debugger
Update NAND code base to ovecome e500 and e500v2's second limitation i.e. IVPR + IVOR15 should be valid fetchable OP code address. As NAND SPL does not compile vector table so making sure IVOR + IVOR15 points to any fetchable valid data Signed-off-by: Radu Lazarescu <radu.lazarescu@freescale.com> Signed-off-by: Marius Grigoras <marius.grigoras@freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
This commit is contained in:
parent
689f00fc7e
commit
d16a37b864
@ -182,7 +182,7 @@ l2_disabled:
|
|||||||
andi. r1,r3,L1CSR0_DCE@l
|
andi. r1,r3,L1CSR0_DCE@l
|
||||||
beq 2b
|
beq 2b
|
||||||
|
|
||||||
#if defined(CONFIG_SYS_PPC_E500_DEBUG_TLB)
|
#if defined(CONFIG_SYS_PPC_E500_DEBUG_TLB) && !defined(CONFIG_NAND_SPL)
|
||||||
/*
|
/*
|
||||||
* TLB entry for debuggging in AS1
|
* TLB entry for debuggging in AS1
|
||||||
* Create temporary TLB entry in AS0 to handle debug exception
|
* Create temporary TLB entry in AS0 to handle debug exception
|
||||||
|
Loading…
Reference in New Issue
Block a user