mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-29 08:00:26 +09:00
riscv: cpu: fu740: clear feature disable CSR
Clear feature disable CSR to turn on all features of hart. The detail is specified at section, 'SiFive Feature Disable CSR', in user manual https://sifive.cdn.prismic.io/sifive/aee0dd4c-d156-496e-a6c4-db0cf54bbe68_sifive_U74MC_rtl_full_20G1.03.00_manual.pdf Signed-off-by: Green Wan <green.wan@sifive.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Rick Chen <rick@andestech.com>
This commit is contained in:
parent
70415e1e52
commit
c552debbd8
@ -6,6 +6,9 @@
|
|||||||
|
|
||||||
#include <dm.h>
|
#include <dm.h>
|
||||||
#include <log.h>
|
#include <log.h>
|
||||||
|
#include <asm/csr.h>
|
||||||
|
|
||||||
|
#define CSR_U74_FEATURE_DISABLE 0x7c1
|
||||||
|
|
||||||
int spl_soc_init(void)
|
int spl_soc_init(void)
|
||||||
{
|
{
|
||||||
@ -21,3 +24,15 @@ int spl_soc_init(void)
|
|||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
void harts_early_init(void)
|
||||||
|
{
|
||||||
|
/*
|
||||||
|
* Feature Disable CSR
|
||||||
|
*
|
||||||
|
* Clear feature disable CSR to '0' to turn on all features for
|
||||||
|
* each core. This operation must be in M-mode.
|
||||||
|
*/
|
||||||
|
if (CONFIG_IS_ENABLED(RISCV_MMODE))
|
||||||
|
csr_write(CSR_U74_FEATURE_DISABLE, 0);
|
||||||
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user