mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-29 16:10:24 +09:00
board: imx6ull: Add disable PMIC_STBY_REQ
Disable output driver of PAD CCM_PMIC_STBY_REQ. This prevents the SOC to request for a lower voltage during sleep. This is necessary because the voltage is changing too slow for the SOC to wake up properly. Signed-off-by: Philippe Schenker <philippe.schenker@toradex.com> Acked-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Reviewed-by: Igor Opaniuk <igor.opaniuk@toradex.com>
This commit is contained in:
parent
70a0467b92
commit
c2f38bf0a0
@ -50,6 +50,8 @@ DECLARE_GLOBAL_DATA_PTR;
|
|||||||
#define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | \
|
#define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | \
|
||||||
PAD_CTL_DSE_48ohm)
|
PAD_CTL_DSE_48ohm)
|
||||||
|
|
||||||
|
#define MX6_PAD_SNVS_PMIC_STBY_REQ_ADDR 0x2290040
|
||||||
|
|
||||||
#define NAND_PAD_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
|
#define NAND_PAD_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
|
||||||
|
|
||||||
#define NAND_PAD_READY0_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_PUS_22K_UP)
|
#define NAND_PAD_READY0_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_PUS_22K_UP)
|
||||||
@ -331,6 +333,14 @@ int board_late_init(void)
|
|||||||
env_set("variant", "-wifi");
|
env_set("variant", "-wifi");
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Disable output driver of PAD CCM_PMIC_STBY_REQ. This prevents the
|
||||||
|
* SOC to request for a lower voltage during sleep. This is necessary
|
||||||
|
* because the voltage is changing too slow for the SOC to wake up
|
||||||
|
* properly.
|
||||||
|
*/
|
||||||
|
__raw_writel(0x8080, MX6_PAD_SNVS_PMIC_STBY_REQ_ADDR);
|
||||||
|
|
||||||
#ifdef CONFIG_CMD_BMODE
|
#ifdef CONFIG_CMD_BMODE
|
||||||
add_board_boot_modes(board_boot_modes);
|
add_board_boot_modes(board_boot_modes);
|
||||||
#endif
|
#endif
|
||||||
|
Loading…
Reference in New Issue
Block a user