mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-26 12:59:43 +09:00
tegra2: config: Enable SPI flash on Seaboard
The Seaboard includes a Winbond 4MB flash part. Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
parent
9112ef8d89
commit
bf80088ac0
@ -37,11 +37,22 @@
|
|||||||
#define CONFIG_TEGRA2_ENABLE_UARTD
|
#define CONFIG_TEGRA2_ENABLE_UARTD
|
||||||
#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
|
#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
|
||||||
|
|
||||||
|
/* On Seaboard: GPIO_PI3 = Port I = 8, bit = 3 */
|
||||||
|
#define CONFIG_UART_DISABLE_GPIO GPIO_PI3
|
||||||
|
|
||||||
#define CONFIG_MACH_TYPE MACH_TYPE_SEABOARD
|
#define CONFIG_MACH_TYPE MACH_TYPE_SEABOARD
|
||||||
#define CONFIG_SYS_BOARD_ODMDATA 0x300d8011 /* lp1, 1GB */
|
#define CONFIG_SYS_BOARD_ODMDATA 0x300d8011 /* lp1, 1GB */
|
||||||
|
|
||||||
#define CONFIG_BOARD_EARLY_INIT_F
|
#define CONFIG_BOARD_EARLY_INIT_F
|
||||||
|
|
||||||
|
/* SPI */
|
||||||
|
#define CONFIG_TEGRA2_SPI
|
||||||
|
#define CONFIG_SPI_FLASH
|
||||||
|
#define CONFIG_SPI_FLASH_WINBOND
|
||||||
|
#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
|
||||||
|
#define CONFIG_CMD_SPI
|
||||||
|
#define CONFIG_CMD_SF
|
||||||
|
|
||||||
/* SD/MMC */
|
/* SD/MMC */
|
||||||
#define CONFIG_MMC
|
#define CONFIG_MMC
|
||||||
#define CONFIG_GENERIC_MMC
|
#define CONFIG_GENERIC_MMC
|
||||||
|
Loading…
Reference in New Issue
Block a user