brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-10-01 00:50:43 +09:00
Code Issues Projects Releases Wiki Activity

Update ep8260: Fix flash timeouts; improve clock resolution for faster UARTs

Browse Source 
Patch by Jeff Angielski, 21 Feb 2005
This commit is contained in:
Wolfgang Denk 2005-09-25 16:56:15 +02:00
parent 7a22cd535b
commit bd51626c8d
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
CHANGELOG
View File

@ -2,6 +2,9 @@
Changes for U-Boot 1.1.4:
======================================================================
* Update ep8260: Fix flash timeouts; improve clock resolution for faster UARTs
Patch by Jeff Angielski, 21 Feb 2005
* Fix au1x00_serial baud rate calculation:
remove hardcoded cpu clock divisor and use register instead;
round up instead of truncate

9
include/configs/ep8260.h
View File

@ -466,8 +466,13 @@
#define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
#endif
#ifdef CFG_EP8260_H2
#define CFG_FLASH_ERASE_TOUT 240000 /* Timeout for Flash Erase (in ms) */
#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
#else
#define CFG_FLASH_ERASE_TOUT 8000 /* Timeout for Flash Erase (in ms) */
#define CFG_FLASH_WRITE_TOUT 1 /* Timeout for Flash Write (in ms) */
#endif
#ifndef CFG_RAMBOOT
# define CFG_ENV_IS_IN_FLASH 1
@ -607,7 +612,11 @@
* SCCR - System Clock Control 9-8
*-----------------------------------------------------------------------
*/
#ifdef CFG_EP8260_H2
#define CFG_SCCR (SCCR_DFBRG00)
#else
#define CFG_SCCR (SCCR_DFBRG01)
#endif
/*-----------------------------------------------------------------------
* RCCR - RISC Controller Configuration 13-7