mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-02 09:30:43 +09:00
837xEMDS: Improve the system performance
1. Make the CSB bus pipeline depth as 4, and enable the repeat mode; 2. Raise the eTSEC emergency priority; 3. Use the highest IP blocks clock. Signed-off-by: Dave Liu <daveliu@freescale.com>
This commit is contained in:
parent
d8ab58b212
commit
bd4458cb47
@ -84,11 +84,19 @@
|
|||||||
HRCWH_LDP_CLEAR)
|
HRCWH_LDP_CLEAR)
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/* Arbiter Configuration Register */
|
||||||
|
#define CFG_ACR_PIPE_DEP 3 /* Arbiter pipeline depth is 4 */
|
||||||
|
#define CFG_ACR_RPTCNT 3 /* Arbiter repeat count is 4 */
|
||||||
|
|
||||||
|
/* System Priority Control Register */
|
||||||
|
#define CFG_SPCR_TSECEP 3 /* eTSEC1/2 emergency has highest priority */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* eTSEC Clock Config
|
* IP blocks clock configuration
|
||||||
*/
|
*/
|
||||||
#define CFG_SCCR_TSEC1CM 1 /* CSB:eTSEC1 = 1:1 */
|
#define CFG_SCCR_TSEC1CM 1 /* CSB:eTSEC1 = 1:1 */
|
||||||
#define CFG_SCCR_TSEC2CM 1 /* CSB:eTSEC2 = 1:1 */
|
#define CFG_SCCR_TSEC2CM 1 /* CSB:eTSEC2 = 1:1 */
|
||||||
|
#define CFG_SCCR_SATACM SCCR_SATACM_1 /* CSB:SATA[0:3] = 1:1 */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* System IO Config
|
* System IO Config
|
||||||
|
Loading…
Reference in New Issue
Block a user