mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 15:26:03 +09:00
mips: octeon: mrvl, cn73xx.dtsi: Add AHCI/SATA DT node
Add the AHCI compatible SATA DT node to the Octeon CN73xx dtsi file. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Aaron Williams <awilliams@marvell.com> Cc: Chandrakala Chavva <cchavva@marvell.com> Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
This commit is contained in:
parent
9201200c6f
commit
b8f0146473
|
@ -246,5 +246,24 @@
|
|||
0x02000000 0x00000000 0xe0000000 0x00011b00 0xe0000000 0x00000000 0x10000000 /* non-prefetchable memory */
|
||||
0x43000000 0x00011c00 0x00000000 0x00011c00 0x00000000 0x00000010 0x00000000>;/* prefetchable memory */
|
||||
};
|
||||
|
||||
uctl@118006c000000 {
|
||||
compatible = "cavium,octeon-7130-sata-uctl", "simple-bus";
|
||||
reg = <0x11800 0x6c000000 0x0 0x100>;
|
||||
ranges; /* Direct mapping */
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
portmap = <0x3>;
|
||||
staggered-spinup;
|
||||
cavium,qlm-trim = "4,sata";
|
||||
|
||||
sata: sata@16c0000000000 {
|
||||
compatible = "cavium,octeon-7130-ahci";
|
||||
reg = <0x16c00 0x00000000 0x0 0x200>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
interrupts = <0x6c010 4>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
Loading…
Reference in New Issue
Block a user