mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-11 12:43:45 +09:00
mpc83xx: cosmetic: MVBLM7.h checkpatch compliance
Signed-off-by: Joe Hershberger <joe.hershberger@ni.com> Cc: Joe Hershberger <joe.hershberger@gmail.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
This commit is contained in:
parent
5afe9722b0
commit
b2773a5e1c
@ -108,12 +108,18 @@
|
|||||||
#define CONFIG_SYS_MAX_FLASH_SECT 256
|
#define CONFIG_SYS_MAX_FLASH_SECT 256
|
||||||
|
|
||||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | BR_PS_16 | BR_V)
|
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | BR_PS_16 | BR_V)
|
||||||
#define CONFIG_SYS_OR0_PRELIM ((~(CONFIG_SYS_FLASH_SIZE - 1) << 20) | OR_UPM_XAM | \
|
#define CONFIG_SYS_OR0_PRELIM ((~(CONFIG_SYS_FLASH_SIZE - 1) << 20) \
|
||||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS|\
|
| OR_UPM_XAM \
|
||||||
OR_GPCM_SCY_15 | OR_GPCM_TRLX | OR_GPCM_EHTR | \
|
| OR_GPCM_CSNT \
|
||||||
OR_GPCM_EAD)
|
| OR_GPCM_ACS_DIV2 \
|
||||||
|
| OR_GPCM_XACS \
|
||||||
|
| OR_GPCM_SCY_15 \
|
||||||
|
| OR_GPCM_TRLX \
|
||||||
|
| OR_GPCM_EHTR \
|
||||||
|
| OR_GPCM_EAD)
|
||||||
#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
|
#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
|
||||||
#define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | (0x13 + CONFIG_SYS_FLASH_SIZE_SHIFT))
|
#define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN \
|
||||||
|
| (0x13 + CONFIG_SYS_FLASH_SIZE_SHIFT))
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* U-Boot memory configuration
|
* U-Boot memory configuration
|
||||||
@ -125,7 +131,8 @@
|
|||||||
#define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000 /* Initial RAM address */
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000 /* Initial RAM address */
|
||||||
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM*/
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM*/
|
||||||
|
|
||||||
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
#define CONFIG_SYS_GBL_DATA_OFFSET \
|
||||||
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
||||||
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
||||||
|
|
||||||
/* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */
|
/* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */
|
||||||
@ -177,7 +184,8 @@
|
|||||||
#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
|
#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
|
||||||
#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
|
#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
|
||||||
#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000
|
#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000
|
||||||
#define CONFIG_SYS_PCI1_MMIO_BASE (CONFIG_SYS_PCI1_MEM_BASE + CONFIG_SYS_PCI1_MEM_SIZE)
|
#define CONFIG_SYS_PCI1_MMIO_BASE \
|
||||||
|
(CONFIG_SYS_PCI1_MEM_BASE + CONFIG_SYS_PCI1_MEM_SIZE)
|
||||||
#define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
|
#define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
|
||||||
#define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000
|
#define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000
|
||||||
#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
|
#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
|
||||||
@ -292,7 +300,8 @@
|
|||||||
#define CONFIG_SYS_PROMPT "mvBL-M7> "
|
#define CONFIG_SYS_PROMPT "mvBL-M7> "
|
||||||
#define CONFIG_SYS_CBSIZE 256
|
#define CONFIG_SYS_CBSIZE 256
|
||||||
|
|
||||||
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
|
#define CONFIG_SYS_PBSIZE \
|
||||||
|
(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
|
||||||
#define CONFIG_SYS_MAXARGS 16
|
#define CONFIG_SYS_MAXARGS 16
|
||||||
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
||||||
#define CONFIG_SYS_HZ 1000
|
#define CONFIG_SYS_HZ 1000
|
||||||
@ -302,7 +311,8 @@
|
|||||||
* have to be in the first 256 MB of memory, since this is
|
* have to be in the first 256 MB of memory, since this is
|
||||||
* the maximum mapped by the Linux kernel during initialization.
|
* the maximum mapped by the Linux kernel during initialization.
|
||||||
*/
|
*/
|
||||||
#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux*/
|
/* Initial Memory map for Linux*/
|
||||||
|
#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
|
||||||
|
|
||||||
#define CONFIG_SYS_HRCW_LOW 0x0
|
#define CONFIG_SYS_HRCW_LOW 0x0
|
||||||
#define CONFIG_SYS_HRCW_HIGH 0x0
|
#define CONFIG_SYS_HRCW_HIGH 0x0
|
||||||
@ -333,15 +343,30 @@
|
|||||||
#define CONFIG_HIGH_BATS 1
|
#define CONFIG_HIGH_BATS 1
|
||||||
|
|
||||||
/* DDR */
|
/* DDR */
|
||||||
#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
|
#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE \
|
||||||
#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
|
| BATL_PP_10 \
|
||||||
|
| BATL_MEMCOHERENCE)
|
||||||
|
#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE \
|
||||||
|
| BATU_BL_256M \
|
||||||
|
| BATU_VS \
|
||||||
|
| BATU_VP)
|
||||||
|
|
||||||
/* PCI */
|
/* PCI */
|
||||||
#define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
|
#define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_BASE \
|
||||||
#define CONFIG_SYS_IBAT1U (CONFIG_SYS_PCI1_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
|
| BATL_PP_10 \
|
||||||
#define CONFIG_SYS_IBAT2L (CONFIG_SYS_PCI1_MMIO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT |\
|
| BATL_MEMCOHERENCE)
|
||||||
BATL_GUARDEDSTORAGE)
|
#define CONFIG_SYS_IBAT1U (CONFIG_SYS_PCI1_MEM_BASE \
|
||||||
#define CONFIG_SYS_IBAT2U (CONFIG_SYS_PCI1_MMIO_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
|
| BATU_BL_256M \
|
||||||
|
| BATU_VS \
|
||||||
|
| BATU_VP)
|
||||||
|
#define CONFIG_SYS_IBAT2L (CONFIG_SYS_PCI1_MMIO_BASE \
|
||||||
|
| BATL_PP_10 \
|
||||||
|
| BATL_CACHEINHIBIT \
|
||||||
|
| BATL_GUARDEDSTORAGE)
|
||||||
|
#define CONFIG_SYS_IBAT2U (CONFIG_SYS_PCI1_MMIO_BASE \
|
||||||
|
| BATU_BL_256M \
|
||||||
|
| BATU_VS \
|
||||||
|
| BATU_VP)
|
||||||
|
|
||||||
/* no PCI2 */
|
/* no PCI2 */
|
||||||
#define CONFIG_SYS_IBAT3L 0
|
#define CONFIG_SYS_IBAT3L 0
|
||||||
@ -350,14 +375,25 @@
|
|||||||
#define CONFIG_SYS_IBAT4U 0
|
#define CONFIG_SYS_IBAT4U 0
|
||||||
|
|
||||||
/* IMMRBAR @ 0xE0000000, PCI IO @ 0xE2000000 & BCSR @ 0xE2400000 */
|
/* IMMRBAR @ 0xE0000000, PCI IO @ 0xE2000000 & BCSR @ 0xE2400000 */
|
||||||
#define CONFIG_SYS_IBAT5L (CONFIG_SYS_IMMR | BATL_PP_10 | BATL_CACHEINHIBIT | \
|
#define CONFIG_SYS_IBAT5L (CONFIG_SYS_IMMR \
|
||||||
BATL_GUARDEDSTORAGE)
|
| BATL_PP_10 \
|
||||||
#define CONFIG_SYS_IBAT5U (CONFIG_SYS_IMMR | BATU_BL_256M | BATU_VS | BATU_VP)
|
| BATL_CACHEINHIBIT \
|
||||||
|
| BATL_GUARDEDSTORAGE)
|
||||||
|
#define CONFIG_SYS_IBAT5U (CONFIG_SYS_IMMR \
|
||||||
|
| BATU_BL_256M \
|
||||||
|
| BATU_VS \
|
||||||
|
| BATU_VP)
|
||||||
|
|
||||||
/* stack in DCACHE 0xFDF00000 & FLASH @ 0xFF800000 */
|
/* stack in DCACHE 0xFDF00000 & FLASH @ 0xFF800000 */
|
||||||
#define CONFIG_SYS_IBAT6L (0xF0000000 | BATL_PP_10 | BATL_MEMCOHERENCE | \
|
#define CONFIG_SYS_IBAT6L (0xF0000000 \
|
||||||
|
| BATL_PP_10 \
|
||||||
|
| BATL_MEMCOHERENCE \
|
||||||
|
| \
|
||||||
BATL_GUARDEDSTORAGE)
|
BATL_GUARDEDSTORAGE)
|
||||||
#define CONFIG_SYS_IBAT6U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP)
|
#define CONFIG_SYS_IBAT6U (0xF0000000 \
|
||||||
|
| BATU_BL_256M \
|
||||||
|
| BATU_VS \
|
||||||
|
| BATU_VP)
|
||||||
#define CONFIG_SYS_IBAT7L 0
|
#define CONFIG_SYS_IBAT7L 0
|
||||||
#define CONFIG_SYS_IBAT7U 0
|
#define CONFIG_SYS_IBAT7U 0
|
||||||
|
|
||||||
@ -392,8 +428,8 @@
|
|||||||
#define CONFIG_ZERO_BOOTDELAY_CHECK
|
#define CONFIG_ZERO_BOOTDELAY_CHECK
|
||||||
#define CONFIG_RESET_TO_RETRY 1000
|
#define CONFIG_RESET_TO_RETRY 1000
|
||||||
|
|
||||||
#define MV_CI mvBL-M7
|
#define MV_CI "mvBL-M7"
|
||||||
#define MV_VCI mvBL-M7
|
#define MV_VCI "mvBL-M7"
|
||||||
#define MV_FPGA_DATA 0xfff40000
|
#define MV_FPGA_DATA 0xfff40000
|
||||||
#define MV_FPGA_SIZE 0
|
#define MV_FPGA_SIZE 0
|
||||||
#define MV_KERNEL_ADDR 0xff810000
|
#define MV_KERNEL_ADDR 0xff810000
|
||||||
@ -409,10 +445,10 @@
|
|||||||
#define MV_DTB_ADDR_RAM 0x00600000
|
#define MV_DTB_ADDR_RAM 0x00600000
|
||||||
#define MV_INITRD_ADDR_RAM 0x01000000
|
#define MV_INITRD_ADDR_RAM 0x01000000
|
||||||
|
|
||||||
#define CONFIG_BOOTCOMMAND "if imi ${script_addr}; \
|
#define CONFIG_BOOTCOMMAND "if imi ${script_addr}; " \
|
||||||
then source ${script_addr}; \
|
"then source ${script_addr}; " \
|
||||||
else source ${script_addr2}; \
|
"else source ${script_addr2}; " \
|
||||||
fi;"
|
"fi;"
|
||||||
#define CONFIG_BOOTARGS "root=/dev/ram ro rootfstype=squashfs"
|
#define CONFIG_BOOTARGS "root=/dev/ram ro rootfstype=squashfs"
|
||||||
|
|
||||||
#define CONFIG_EXTRA_ENV_SETTINGS \
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
||||||
@ -435,8 +471,8 @@
|
|||||||
"mv_dtb_addr_ram=" MK_STR(MV_DTB_ADDR_RAM) "\0" \
|
"mv_dtb_addr_ram=" MK_STR(MV_DTB_ADDR_RAM) "\0" \
|
||||||
"dtb_name=" MK_STR(MV_DTB_NAME) "\0" \
|
"dtb_name=" MK_STR(MV_DTB_NAME) "\0" \
|
||||||
"mv_version=" U_BOOT_VERSION "\0" \
|
"mv_version=" U_BOOT_VERSION "\0" \
|
||||||
"dhcp_client_id=" MK_STR(MV_CI) "\0" \
|
"dhcp_client_id=" MV_CI "\0" \
|
||||||
"dhcp_vendor-class-identifier=" MK_STR(MV_VCI) "\0" \
|
"dhcp_vendor-class-identifier=" MV_VCI "\0" \
|
||||||
"netretry=no\0" \
|
"netretry=no\0" \
|
||||||
"use_static_ipaddr=no\0" \
|
"use_static_ipaddr=no\0" \
|
||||||
"static_ipaddr=192.168.90.10\0" \
|
"static_ipaddr=192.168.90.10\0" \
|
||||||
|
Loading…
Reference in New Issue
Block a user