brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-10-01 00:50:43 +09:00
Code Issues Projects Releases Wiki Activity

stm32f746-disco: enable flash support

Browse Source 
This patch enables embedded flash for stm32f746 discovery board.

Signed-off-by: Vikas Manocha <vikas.manocha@st.com>
This commit is contained in:
Vikas Manocha 2016-03-09 15:18:14 -08:00 committed by Tom Rini
parent 9ecb0c416c
commit adcc90b401
2 changed files with 10 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
arch/arm/include/asm/arch-stm32f7/stm32.h
View File

@ -50,6 +50,12 @@
#define SDRAM_FMC_BASE (AHB3_PERIPH_BASE + 0x4A0000140) #define SDRAM_FMC_BASE (AHB3_PERIPH_BASE + 0x4A0000140)
static const u32 sect_sz_kb[CONFIG_SYS_MAX_FLASH_SECT] = {
[0 ... 3] = 32 * 1024,
[4] = 128 * 1024,
[5 ... 7] = 256 * 1024
};
enum clock { enum clock {
CLOCK_CORE, CLOCK_CORE,
CLOCK_AHB, CLOCK_AHB,

11
include/configs/stm32f746-disco.h
View File

@ -9,7 +9,7 @@
#define __CONFIG_H #define __CONFIG_H
#define CONFIG_SYS_THUMB_BUILD #define CONFIG_SYS_THUMB_BUILD
#define CONFIG_SYS_NO_FLASH /*#define CONFIG_SYS_NO_FLASH*/
#define CONFIG_OF_LIBFDT #define CONFIG_OF_LIBFDT
#define CONFIG_BOARD_EARLY_INIT_F #define CONFIG_BOARD_EARLY_INIT_F
@ -33,17 +33,14 @@
#define CONFIG_SYS_LOAD_ADDR 0x20000000 #define CONFIG_SYS_LOAD_ADDR 0x20000000
#define CONFIG_LOADADDR 0x20000000 #define CONFIG_LOADADDR 0x20000000
#define CONFIG_SYS_MAX_FLASH_SECT 12 #define CONFIG_SYS_MAX_FLASH_SECT 8
#define CONFIG_SYS_MAX_FLASH_BANKS 2 #define CONFIG_SYS_MAX_FLASH_BANKS 1
#ifndef CONFIG_SYS_NO_FLASH
#define CONFIG_ENV_IS_IN_FLASH
#else
#define CONFIG_ENV_IS_NOWHERE #define CONFIG_ENV_IS_NOWHERE
#endif
#define CONFIG_ENV_SIZE (8 << 10) #define CONFIG_ENV_SIZE (8 << 10)
#define CONFIG_STM32_GPIO #define CONFIG_STM32_GPIO
#define CONFIG_STM32_FLASH
#define CONFIG_STM32X7_SERIAL #define CONFIG_STM32X7_SERIAL
#define CONFIG_SYS_CLK_FREQ 16*1000*1000 /* 180 MHz */ #define CONFIG_SYS_CLK_FREQ 16*1000*1000 /* 180 MHz */