mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-06 12:53:21 +09:00
S5PC100: Memory SubSystem Header file, register description(SROMC).
Memory subsystem of S5PC100 handles SROM, SRAM, OneDRAM, OneNand, NAND Flash, DDRs. smc.h is a common place for the register description of Memory subsystem of S5PC100. Note: Only SROM related registers are descibed now. Signed-off-by: Naveen Krishna Ch <ch.naveen@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
This commit is contained in:
parent
abbe18c353
commit
a28bec89cc
50
include/asm-arm/arch-s5pc1xx/smc.h
Normal file
50
include/asm-arm/arch-s5pc1xx/smc.h
Normal file
@ -0,0 +1,50 @@
|
||||
/*
|
||||
* (C) Copyright 2010 Samsung Electronics
|
||||
* Naveen Krishna Ch <ch.naveen@samsung.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License as
|
||||
* published by the Free Software Foundation; either version 2 of
|
||||
* the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||
* MA 02111-1307 USA
|
||||
*
|
||||
* Note: This file contains the register description for Memory subsystem
|
||||
* (SROM, NAND Flash, OneNand, DDR, OneDRAM) on S5PC1XX.
|
||||
*
|
||||
* Only SROMC is defined as of now
|
||||
*/
|
||||
|
||||
#ifndef __ASM_ARCH_SMC_H_
|
||||
#define __ASM_ARCH_SMC_H_
|
||||
|
||||
#define SMC_DATA16_WIDTH(x) (1<<((x*4)+0))
|
||||
#define SMC_BYTE_ADDR_MODE(x) (1<<((x*4)+1)) /* 0-> Half-word base address*/
|
||||
/* 1-> Byte base address*/
|
||||
#define SMC_WAIT_ENABLE(x) (1<<((x*4)+2))
|
||||
#define SMC_BYTE_ENABLE(x) (1<<((x*4)+3))
|
||||
|
||||
#define SMC_BC_TACS(x) (x << 28) /* 0clk address set-up */
|
||||
#define SMC_BC_TCOS(x) (x << 24) /* 4clk chip selection set-up */
|
||||
#define SMC_BC_TACC(x) (x << 16) /* 14clk access cycle */
|
||||
#define SMC_BC_TCOH(x) (x << 12) /* 1clk chip selection hold */
|
||||
#define SMC_BC_TAH(x) (x << 8) /* 4clk address holding time */
|
||||
#define SMC_BC_TACP(x) (x << 4) /* 6clk page mode access cycle */
|
||||
#define SMC_BC_PMC(x) (x << 0) /* normal(1data)page mode configuration */
|
||||
|
||||
#ifndef __ASSEMBLY__
|
||||
struct s5pc1xx_smc {
|
||||
unsigned int bw;
|
||||
unsigned int bc[6];
|
||||
};
|
||||
#endif /* __ASSEMBLY__ */
|
||||
|
||||
#endif /* __ASM_ARCH_SMC_H_ */
|
Loading…
Reference in New Issue
Block a user