mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
drivers: i2c: mxc: Update SYS_I2C_MXC_I2C support in Kconfig
NXP layerscape platforms like ls1088a, ls2088a uses MXC I2C Controller. -Remove dependency of MX6 for the same. Update related configs to use Kconfig file. -Add SYS_I2C_MXC_I2C1,_I2C2,_I2C3,_I2C4 in Kconfig -Add CONFIG_SYS_MXC_I2C1_SPEED,_I2C2_,_I2C3_,_I2C4_ in Kconfig -Add CONFIG_SYS_MXC_I2C1_SLAVE,_I2C2_,_I2C3_,_I2C4_ in Kconfig Signed-off-by: Sriram Dash <sriram.dash@nxp.com> Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
Sriram Dash
Stefano Babic
parent
6d7403bf72
commit
942ecc8bd8
|
|
@ -14,6 +14,9 @@ config ARCH_LS1012A
|
|||
select SYS_FSL_ERRATUM_A009008
|
||||
select ARCH_EARLY_INIT_R
|
||||
select BOARD_EARLY_INIT_F
|
||||
select SYS_I2C_MXC
|
||||
select SYS_I2C_MXC_I2C1
|
||||
select SYS_I2C_MXC_I2C2
|
||||
imply PANIC_HANG
|
||||
|
||||
config ARCH_LS1043A
|
||||
|
|
@ -41,6 +44,11 @@ config ARCH_LS1043A
|
|||
select SYS_FSL_HAS_DDR4
|
||||
select ARCH_EARLY_INIT_R
|
||||
select BOARD_EARLY_INIT_F
|
||||
select SYS_I2C_MXC
|
||||
select SYS_I2C_MXC_I2C1
|
||||
select SYS_I2C_MXC_I2C2
|
||||
select SYS_I2C_MXC_I2C3
|
||||
select SYS_I2C_MXC_I2C4
|
||||
imply SCSI
|
||||
imply SCSI_AHCI
|
||||
imply CMD_PCI
|
||||
|
|
@ -70,6 +78,11 @@ config ARCH_LS1046A
|
|||
select SYS_FSL_SRDS_2
|
||||
select ARCH_EARLY_INIT_R
|
||||
select BOARD_EARLY_INIT_F
|
||||
select SYS_I2C_MXC
|
||||
select SYS_I2C_MXC_I2C1
|
||||
select SYS_I2C_MXC_I2C2
|
||||
select SYS_I2C_MXC_I2C3
|
||||
select SYS_I2C_MXC_I2C4
|
||||
imply SCSI
|
||||
imply SCSI_AHCI
|
||||
|
||||
|
|
@ -102,6 +115,11 @@ config ARCH_LS1088A
|
|||
select FSL_TZASC_1
|
||||
select ARCH_EARLY_INIT_R
|
||||
select BOARD_EARLY_INIT_F
|
||||
select SYS_I2C_MXC
|
||||
select SYS_I2C_MXC_I2C1
|
||||
select SYS_I2C_MXC_I2C2
|
||||
select SYS_I2C_MXC_I2C3
|
||||
select SYS_I2C_MXC_I2C4
|
||||
imply SCSI
|
||||
imply PANIC_HANG
|
||||
|
||||
|
|
@ -144,6 +162,11 @@ config ARCH_LS2080A
|
|||
select SYS_FSL_ERRATUM_A009203
|
||||
select ARCH_EARLY_INIT_R
|
||||
select BOARD_EARLY_INIT_F
|
||||
select SYS_I2C_MXC
|
||||
select SYS_I2C_MXC_I2C1
|
||||
select SYS_I2C_MXC_I2C2
|
||||
select SYS_I2C_MXC_I2C3
|
||||
select SYS_I2C_MXC_I2C4
|
||||
imply PANIC_HANG
|
||||
|
||||
config FSL_LSCH2
|
||||
|
|
|
|||
|
|
@ -149,13 +149,96 @@ config SYS_I2C_MESON
|
|||
both 7-bit and 10-bit addresses.
|
||||
|
||||
config SYS_I2C_MXC
|
||||
bool "NXP i.MX I2C driver"
|
||||
depends on MX6
|
||||
bool "NXP MXC I2C driver"
|
||||
help
|
||||
Add support for the NXP i.MX I2C driver. This supports upto for bus
|
||||
Add support for the NXP I2C driver. This supports upto for bus
|
||||
channels and operating on standard mode upto 100 kbits/s and fast
|
||||
mode upto 400 kbits/s.
|
||||
|
||||
if SYS_I2C_MXC
|
||||
config SYS_I2C_MXC_I2C1
|
||||
bool "NXP MXC I2C1"
|
||||
help
|
||||
Add support for NXP MXC I2C Controller 1.
|
||||
Required for SoCs which have I2C MXC controller 1 eg LS1088A, LS2080A
|
||||
|
||||
config SYS_I2C_MXC_I2C2
|
||||
bool "NXP MXC I2C2"
|
||||
help
|
||||
Add support for NXP MXC I2C Controller 2.
|
||||
Required for SoCs which have I2C MXC controller 2 eg LS1088A, LS2080A
|
||||
|
||||
config SYS_I2C_MXC_I2C3
|
||||
bool "NXP MXC I2C3"
|
||||
help
|
||||
Add support for NXP MXC I2C Controller 3.
|
||||
Required for SoCs which have I2C MXC controller 3 eg LS1088A, LS2080A
|
||||
|
||||
config SYS_I2C_MXC_I2C4
|
||||
bool "NXP MXC I2C4"
|
||||
help
|
||||
Add support for NXP MXC I2C Controller 4.
|
||||
Required for SoCs which have I2C MXC controller 4 eg LS1088A, LS2080A
|
||||
endif
|
||||
|
||||
if SYS_I2C_MXC_I2C1
|
||||
config SYS_MXC_I2C1_SPEED
|
||||
int "I2C Channel 1 speed"
|
||||
default 40000000 if TARGET_LS2080A_SIMU || TARGET_LS2080A_EMU
|
||||
default 100000
|
||||
help
|
||||
MXC I2C Channel 1 speed
|
||||
|
||||
config SYS_MXC_I2C1_SLAVE
|
||||
int "I2C1 Slave"
|
||||
default 0
|
||||
help
|
||||
MXC I2C1 Slave
|
||||
endif
|
||||
|
||||
if SYS_I2C_MXC_I2C2
|
||||
config SYS_MXC_I2C2_SPEED
|
||||
int "I2C Channel 2 speed"
|
||||
default 40000000 if TARGET_LS2080A_SIMU || TARGET_LS2080A_EMU
|
||||
default 100000
|
||||
help
|
||||
MXC I2C Channel 2 speed
|
||||
|
||||
config SYS_MXC_I2C2_SLAVE
|
||||
int "I2C2 Slave"
|
||||
default 0
|
||||
help
|
||||
MXC I2C2 Slave
|
||||
endif
|
||||
|
||||
if SYS_I2C_MXC_I2C3
|
||||
config SYS_MXC_I2C3_SPEED
|
||||
int "I2C Channel 3 speed"
|
||||
default 100000
|
||||
help
|
||||
MXC I2C Channel 3 speed
|
||||
|
||||
config SYS_MXC_I2C3_SLAVE
|
||||
int "I2C3 Slave"
|
||||
default 0
|
||||
help
|
||||
MXC I2C3 Slave
|
||||
endif
|
||||
|
||||
if SYS_I2C_MXC_I2C4
|
||||
config SYS_MXC_I2C4_SPEED
|
||||
int "I2C Channel 4 speed"
|
||||
default 100000
|
||||
help
|
||||
MXC I2C Channel 4 speed
|
||||
|
||||
config SYS_MXC_I2C4_SLAVE
|
||||
int "I2C4 Slave"
|
||||
default 0
|
||||
help
|
||||
MXC I2C4 Slave
|
||||
endif
|
||||
|
||||
config SYS_I2C_OMAP24XX
|
||||
bool "TI OMAP2+ I2C driver"
|
||||
depends on ARCH_OMAP2PLUS
|
||||
|
|
|
|||
|
|
@ -77,9 +77,6 @@
|
|||
|
||||
/* I2C */
|
||||
#define CONFIG_SYS_I2C
|
||||
#define CONFIG_SYS_I2C_MXC
|
||||
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
|
||||
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
|
||||
|
||||
#define CONFIG_CONS_INDEX 1
|
||||
#define CONFIG_SYS_NS16550_SERIAL
|
||||
|
|
|
|||
|
|
@ -148,11 +148,6 @@
|
|||
|
||||
/* I2C */
|
||||
#define CONFIG_SYS_I2C
|
||||
#define CONFIG_SYS_I2C_MXC
|
||||
#define CONFIG_SYS_I2C_MXC_I2C1
|
||||
#define CONFIG_SYS_I2C_MXC_I2C2
|
||||
#define CONFIG_SYS_I2C_MXC_I2C3
|
||||
#define CONFIG_SYS_I2C_MXC_I2C4
|
||||
|
||||
/* PCIe */
|
||||
#ifndef SPL_NO_PCIE
|
||||
|
|
|
|||
|
|
@ -126,11 +126,6 @@
|
|||
|
||||
/* I2C */
|
||||
#define CONFIG_SYS_I2C
|
||||
#define CONFIG_SYS_I2C_MXC
|
||||
#define CONFIG_SYS_I2C_MXC_I2C1
|
||||
#define CONFIG_SYS_I2C_MXC_I2C2
|
||||
#define CONFIG_SYS_I2C_MXC_I2C3
|
||||
#define CONFIG_SYS_I2C_MXC_I2C4
|
||||
|
||||
/* PCIe */
|
||||
#define CONFIG_PCIE1 /* PCIE controller 1 */
|
||||
|
|
|
|||
|
|
@ -67,11 +67,6 @@
|
|||
|
||||
/* I2C */
|
||||
#define CONFIG_SYS_I2C
|
||||
#define CONFIG_SYS_I2C_MXC
|
||||
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
|
||||
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
|
||||
#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
|
||||
#define CONFIG_SYS_I2C_MXC_I2C4 /* enable I2C bus 4 */
|
||||
|
||||
/* Serial Port */
|
||||
#define CONFIG_CONS_INDEX 1
|
||||
|
|
|
|||
|
|
@ -77,11 +77,6 @@
|
|||
|
||||
/* I2C */
|
||||
#define CONFIG_SYS_I2C
|
||||
#define CONFIG_SYS_I2C_MXC
|
||||
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
|
||||
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
|
||||
#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
|
||||
#define CONFIG_SYS_I2C_MXC_I2C4 /* enable I2C bus 4 */
|
||||
|
||||
/* Serial Port */
|
||||
#define CONFIG_CONS_INDEX 1
|
||||
|
|
|
|||
|
|
@ -12,9 +12,6 @@
|
|||
#define CONFIG_SYS_CLK_FREQ 100000000
|
||||
#define CONFIG_DDR_CLK_FREQ 133333333
|
||||
|
||||
#define CONFIG_SYS_MXC_I2C1_SPEED 40000000
|
||||
#define CONFIG_SYS_MXC_I2C2_SPEED 40000000
|
||||
|
||||
#define CONFIG_DDR_SPD
|
||||
#define CONFIG_SYS_FSL_DDR_EMU /* Support emulator */
|
||||
#define SPD_EEPROM_ADDRESS1 0x51
|
||||
|
|
|
|||
|
|
@ -12,9 +12,6 @@
|
|||
#define CONFIG_SYS_CLK_FREQ 100000000
|
||||
#define CONFIG_DDR_CLK_FREQ 133333333
|
||||
|
||||
#define CONFIG_SYS_MXC_I2C1_SPEED 40000000
|
||||
#define CONFIG_SYS_MXC_I2C2_SPEED 40000000
|
||||
|
||||
#define CONFIG_DIMM_SLOTS_PER_CTLR 1
|
||||
#define CONFIG_CHIP_SELECTS_PER_CTRL 4
|
||||
#ifdef CONFIG_SYS_FSL_HAS_DP_DDR
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user