mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 00:48:52 +09:00
Fixup sc520_spunk board
Primary intent is to resolve build errors for this board which has been neglected for a very long time. I do not have one of these boards, so I cannot test functionality Signed-off-by: Graeme Russ <graeme.russ@gmail.com>
This commit is contained in:
parent
8907b8dbc5
commit
91ee4e183c
@ -24,11 +24,13 @@
|
|||||||
|
|
||||||
#include <common.h>
|
#include <common.h>
|
||||||
#include <pci.h>
|
#include <pci.h>
|
||||||
#include <ssi.h>
|
|
||||||
#include <netdev.h>
|
#include <netdev.h>
|
||||||
|
#include <ds1722.h>
|
||||||
#include <asm/io.h>
|
#include <asm/io.h>
|
||||||
#include <asm/pci.h>
|
#include <asm/pci.h>
|
||||||
#include <asm/ic/sc520.h>
|
#include <asm/ic/sc520.h>
|
||||||
|
#include <asm/ic/pci.h>
|
||||||
|
#include <asm/ic/ssi.h>
|
||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
DECLARE_GLOBAL_DATA_PTR;
|
||||||
|
|
||||||
@ -112,7 +114,7 @@ static void pci_sc520_spunk_fixup_irq(struct pci_controller *hose, pci_dev_t dev
|
|||||||
};
|
};
|
||||||
static int next_irq_index=0;
|
static int next_irq_index=0;
|
||||||
|
|
||||||
char tmp_pin;
|
uchar tmp_pin;
|
||||||
int pin;
|
int pin;
|
||||||
|
|
||||||
pci_hose_read_config_byte(hose, dev, PCI_INTERRUPT_PIN, &tmp_pin);
|
pci_hose_read_config_byte(hose, dev, PCI_INTERRUPT_PIN, &tmp_pin);
|
||||||
@ -637,6 +639,33 @@ void ssi_chip_select(int dev)
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
void spi_eeprom_probe(int x)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
int spi_eeprom_read(int x, int offset, uchar *buffer, int len)
|
||||||
|
{
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
int spi_eeprom_write(int x, int offset, uchar *buffer, int len)
|
||||||
|
{
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
void mw_eeprom_probe(int x)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
int mw_eeprom_read(int x, int offset, uchar *buffer, int len)
|
||||||
|
{
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
int mw_eeprom_write(int x, int offset, uchar *buffer, int len)
|
||||||
|
{
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
void spi_init_f(void)
|
void spi_init_f(void)
|
||||||
{
|
{
|
||||||
|
@ -37,6 +37,7 @@
|
|||||||
|
|
||||||
#define CONFIG_X86 1 /* This is a X86 CPU */
|
#define CONFIG_X86 1 /* This is a X86 CPU */
|
||||||
#define CONFIG_SYS_SC520 1 /* Include support for AMD SC520 */
|
#define CONFIG_SYS_SC520 1 /* Include support for AMD SC520 */
|
||||||
|
#define CONFIG_SYS_SC520_SSI
|
||||||
|
|
||||||
#define CONFIG_SYS_SDRAM_PRECHARGE_DELAY 6 /* 6T */
|
#define CONFIG_SYS_SDRAM_PRECHARGE_DELAY 6 /* 6T */
|
||||||
#define CONFIG_SYS_SDRAM_REFRESH_RATE 78 /* 7.8uS (choices are 7.8, 15.6, 31.2 or 62.5uS) */
|
#define CONFIG_SYS_SDRAM_REFRESH_RATE 78 /* 7.8uS (choices are 7.8, 15.6, 31.2 or 62.5uS) */
|
||||||
@ -218,6 +219,7 @@
|
|||||||
#define CONFIG_SYS_PCMCIA_CIS_WIN_SIZE 0x00100000
|
#define CONFIG_SYS_PCMCIA_CIS_WIN_SIZE 0x00100000
|
||||||
#define CONFIG_SYS_PCMCIA_IO_WIN 0xe000
|
#define CONFIG_SYS_PCMCIA_IO_WIN 0xe000
|
||||||
#define CONFIG_SYS_PCMCIA_IO_WIN_SIZE 16
|
#define CONFIG_SYS_PCMCIA_IO_WIN_SIZE 16
|
||||||
|
#define CONFIG_PCMCIA_SLOT_A /* TODO: Check this */
|
||||||
|
|
||||||
/************************************************************
|
/************************************************************
|
||||||
* DISK Partition support
|
* DISK Partition support
|
||||||
|
Loading…
Reference in New Issue
Block a user